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PREFACE
The purpose of the scanning election microscopy (SEM) study was
to review the failure history of existing integrated circuit
technologies to identify predominant failure mechanisms, and to
evaluate the feasibility of their detection using SEM application
techniques. The study investigated the effects of E-beam irradi-
ation damage and contamination deposition rates; developed the
necessary methods for applying the techniques to the detection
of latent defects and weaknesses in integrated circuits; and
made recommendations for applying the techniques.
FOREWORD
This effort was conducted for the George C. Marshall Space Flight
Center in contract NAS8-31567, Study of SEM Induced Current and
Voltage Contract Modes to Assess Semiconductor Reliability. The
study was conducted by the Martin Marietta Corporation, Denver
Division.
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I. INTRODUCTION
Since the arrival of the scanning electron microscope (SEM) at the
market place in 1964, many applications for semiconductors have
evolved. Some have provided a valued capability for examining,
measuring, analyzing, and evaluating semiconductor surfaces and
interconnect systems, while others have been considered novelties.
The SEM is widely accepted for providing visual examination of
physical characteristics for semiconductor metalization and oxide
surfaces. These inspections are conducted on a sample basis for
individual production lots and are limited to the detection of lot
common defects. Sampling is necessitated because the electron beam
exposure may result in electrical degradation to the semiconductor.
Investigations show that some devices have been electrically deg-
radated from electron beam exposure. The majority of this work has
involved the study of MOS semiconductor technologies. The deposi-
tion of a contaminating layer during electron beam exposure has
also been a concern.
Another SEM application is the voltage contrast operating mode.
This mode has been used primarily for fault isolation in integra-
ted circuits (ICs). The possibility of irradiation damage during
examination has generally been ignored or discounted. The inter-
action of the electron beam and electrical circuit operation has
also been a questionable area.
The application of electron beam-induced current (EBIC) or specimen
current operating mode has generally found little practical use.
This mode of operation requires a good understanding of the spe-
cific semiconductor device construction and electron beam interac-
tion with the semiconductor.
The primary objective of this study was to evaluate the feasibility
of developing' and using SEM applications for screening historic la-
tent defect escapes in production devices. To accomplish this, it
would be necessary to perform a 100% SEM examination of production
devices. If a 100% examination were not possible, this screening
would not be applicable to defects having a random or low-frequency
occurance rate. For a 100% examination to be feasible, significant
electron beam degradation of the semiconductor device cannot be
tolerated.
Throughout this study, it was determined that electron beam degra-
dation for a cross section of semiconductor devices was severe.
This necessitated redirecting the primary objective of this study
to developing semiconductor failure analyses and destructive sample
applications.
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The applications described in this report should be valuable tools
for semiconductor reliability and process engineers.* It was the
intent of this study that the applications not require elaborate
SEM instrument modification or additional accessories.
Table 1 Parts List
Circuit
Complexity Part Family Part Type
SSI Bipolar Digital
Bipolar Linear
MOS Digital
54L04 Hex Inverters
LM111 Comparator
G116 5-Channel PMOS
FET Switch
MSI Bipolar Digital
Bipolar/MOS Linear
54L95 4-Bit Shift
Register
2700 Operational
Amplifier
LSI Bipolar Digital
MOS Digital
IM5523C 256 x 1 Bit
RAM
S8501 256 x 1 Bit
ROM
Table 1, above lists a cross section of integrated circuit devices
which were identified for use as test specimens. The devices were
selected to include different levels of circuit complexity, MOS
and bipolar technologies and digital and linear circuits. Five each
of the devices were purchased and used as test specimens for this
study.
*They may provide a more practical, method of disclosure and, thereby,
an improved understanding of their significance.
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II. HISTORICAL DATA REVIEW FOR INTEGRATED CIRCUIT FAILURES
Integrated circuit (1C) reliability history was reviewed to obtain
an overview of 1C failure experience. The primary area of interest
was defects that showed a potential for detection or evaluation
through SEM/electron beam techniques. The failure experience con-
sidered in this review was that which followed piece-part level
screening and acceptance. This experience would therefore be
representative of failures that had not been detected by the par-
ticular level of screening and testing that was employed. The re-
view was limited to 1C part experience that had passed, as a min-
imum, the screening requirements of MIL-STD-883, Method 5004,
Level B, or equivalent.
A. GIDEP HISTORICAL DATA REVIEW
The Government Industry Data Exchange Program (GIDEP) alert sum-
maries were reviewed for the period from 1968 through July 1975.
There were 133 alert summaries reviewed for microelectronic cir-
cuits (Sections 515.00 through 515.90). The alert reports se-
lected for review were those that described defects that may have
been detected by SEM techniques. There were 36 alert reports (or
27% of the summaries) identified for review. Of the 36 reports
reviewed, four were eliminated because of alert retractions or
because they were supplemental reports for previous alerts. One
alert report identified two failure defects, so the total number
of failure defects reviewed was 33. Table 2 shows the failure
modes, problem categories, and frequency. The metalization de-
fects were separated from the operational degradation group to
show that these defects have been eliminated through the use of
SEM inspection. SEM inspection began around 1971 and was in gen-
eral use by 1972. A summary of the defects and the cause respon-
sible for failure in each group is given in Table 3. A comparison
of failure mode, process technology, and circuit complexity is
shown in Table 4, and a comparison of failure mode, circuit type
and circuit complexity is shown in Table 5.
Table 2 GIDEP Alert Historical Review
Failure Mode
Operational Degradation
Metallization Defect
Die Defect
Deficient Operation
Erroneous Operation
Problem Category
Manufacture
Manufacture
Manufacture
Design
Application
68
2
2
1
69
2
1
70
1
1
1
71
3
1
72
1
2
73
1
3
74
4
1
2
75
1
2
1
Total
11
8
2
9
3
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Table 3 GIDEP Alert Review
Failure Mode Problem Cause
Operational
Degradation (11)
Metallization
Defect (8)
Die Defects (2)
Deficient
Operation (9)
Erroneous
Operation (3)
Defective
Mask (4)
Surface
Contamination (3)
Diffusion Defect
(1)
Oxide Defect (1)
Insufficient Data
to Classify (2)
Open at Oxide
Step (7)
Overnotched (1)
Bulk Defects (2)
Circuit Design (5)
Mask Design (2)
Oxide Design (1)
Insufficient Data
to Classify (1)
Unique Stimulus
Application (2)
Misapplication of
Part (1)
Metalization Bridge (2)
Missing Cross under Diffusion (1)
Surface Inversion (1)
Solder Glass on Die (1)
Sodium Contamination (1)
Si Crystal Orientation (1)
Open Buried Resistor (1)
Capacitor Oxide Breakdown (1)
Insufficient Metal Coverage (6)
(No SEM Lot Inspection)
Breakdown of Photoresist (1)
(No SEM Lot Inspection)
Decreased Isolation
Breakdown Voltages (2)
Changes in Circuit Design (1)
Four Layer Latchup (1)
No Output Short Circuit Protect (1)
Insufficient .Differential Input
Breakdown Voltage (1)
Circuit Instability (1)
V Interaction (1)
cc
Floating N Minus Layer (1)
Surface Inversion (1)
Circuit Design (2)
Exceeded Design Rating (1)
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Table 4 GIDEP Alert Historical Review
Failure Mode
Operational Degradation
Metalization Defect
Die Defect
Deficient Operation
Erroneous Operation
Process
Technology
Bipolar
MOS
Bipolar
MOS
Bipolar
MOS
Bipolar
MOS
Bipolar
MOS
SSI
7
6
1
5
1
1
MSI
3
1
1
1
2
1
2
LSI
-
1
—
-
-
Table 5 GIDEP Alert Review
Failure Mode
Operational Degradation
Metalization Defect
Die Defect
Deficient Operation
Erroneous Operation
Circuit
Type
Digital
Linear
Digital
Linear
Digital
Linear
Digital
Linear
Digital
Linear
SSI
2
5
2
4
1
2
4
1
MSI
3
1
1
1 -
2
1
2
LSI
-
1
-
-
-
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B. MARTIN MARIETTA FAILURE DATA REVIEW
Martin Marietta conducted a review of integrated circuit fail-
ure data compiled during the Viking '76 Mars lander program.
These data represent 1C device experience for parts that had
passed stringent high reliability (hi rel) screening and testing
requirements. These data were reviewed to identify multiple
failure incidents that resulted within individual lots because
of inherent surface or near surface defects. From these data,
six failure cases were identified (two were diffusion related
defects, two were mask related defects, and two were oxide de-
fects) . These six failure modes represented six of a total of
38 device types used on this program. A summary of these failures
is shown in Table 6. A comparison of discrepancy, process tech-
nology, circuit type, and circuit complexity is shown in Tables
7 and 8.
Table 6 Martin Marietta Failure Data Review
Discrepancy Problem Cause
Operation
Degradation (4)
Die Defect (1)
Deficient
Operation (1)
Defective Mask (2)
Oxide Defect (2)
Bulk Defects (1)
Mask Design (1)
Metalization Bridge (1)
Missing Diffusion (1)
Pinholes in Oxide under
Interconnect Metalization
(2) '
Resulted in Diffusion Pipes
and Increased !___ (1)
Resulted in Discontinuity
in a Buried Resistor (1)
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Table 7 Martin Marietta Failure Data Review
Discrepancy
Operational Degradation
Die Defect
Deficient Operation
Process
Technology
Bipolar
MOS
Bipolar
MOS
Bipolar
MOS
SSI
1
-
-
MSI
1
1
1
LSI
1
1
—
—
Table 8 Martin Marietta Failure Data Review
Discrepancy
Operational Degradation
Die Defect
Deficient Operation
Circuit
Type
Digital
Linear
Digital
Linear
Digital
Linear
SSI
1
-
-
MSI
1
1
1
LSI
2
-
-
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c. DATA REVIEW FROM THE MICROCIRCUIT MANUFACTURING CONTROLS HANDBOOK
This handbook is a consolidation of current failure mechanism
information on microcircuits. The handbook lists failure mech-
anisms, methods for detection, possible causes, and corrective
action for elimination of the problem. This handbook was con-
ceived and sponsored by RADC. ICE, RADC, and a service/industry
committee cooperated in its preparation. It was published in
July 1975 and is periodically updated so it provides a current
failure mechanism reference source for this data review. Out of
the approximately 60 microcircuit failure experiences reported,
about half were field failures. % review of the failure descrip-
tion showed 10 that may have been detected by SEM techniques.
These failures are summarized in Table 9.
Table 9 Mi,cr>ocir>ouit Manufacturing Control Handbook Review
Discrepancy Problem Cause
Operational
Degradation (4)
Metalization
Defect (1)
Die Defects (2)
Deficient
Operation (3)
Oxide Defect (2)
Surface
Contamination (1)
Glass Passivation
Cracks (1)
Open at Oxide Step
(1)
Bulk Defects (2)
Mask Design (3)
Variation in Gate Oxide
Breakdown (1)
Poly Si to AX, Shorts (1)
Surface Leakage (1)
Discontinuity in Thin-Film
Resistors (1)
Insufficient Coverage (1)
Diffusion Pipes Resulting in
Increased I (2)
CEO
Unguarded Diffusions (1)
Buried Resistor Discontinuity (1)
Inversion of Nonmetalized
Gate Region (1)
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D. RAC MICROCIRCUIT RELIABILITY REPORT REVIEW
This report (MDR-1) was prepared by the reliability analysis
center at the Rome Air Development Center. It is a data summary
of digital generic data providing reliability and experience in-
formation for digital microcircuit devices. The device failure
information provided in this report was reviewed to obtain ex-
periences related to particular failure modes. Failures related
to diffusion, passivation, and'metalization anomalies were of
primary interest.
The bipolar DTL data experience includes dielectric and junction
isolated circuits and standard, high threshold, low power, and
radiation hardened families. Included in this review are data
for circuits that were screened to MIL-STD-883 Class A and B, or
equivalent. Only failures that had been classified could be
included in this review. For example, of 1604 reported DTL fail-
ures, only 963 included sufficient detail for failure classifica-
tion in the data summary. Therefore, only a partial overview of
this failure history was possible. Note too that these data in-
dicated a reduction in use for DTL in new design after 1972. The
data reviewed represented a total of 6.8 x 101" hr of part oper-
ation or a calculated 0.024 FPMH. A matrix was prepared listing
the failure classifications and frequency of occurrence (see
Table 10).
Table 10 RAC Miarocircuit Reliability Report Review
Area Related Point of
to Failure Failure
Glassivation Screen
Field
Die Screen
Metalization Field
Die Thermal Screen
Oxide Field
Die Surface Screen
Field
Thin Film Screen
Element Field
(Radiation
Hardened)
68
1
100
69
139
4
4
70
13
5
10
71
1
72
1
73 74
2
7
75
DTL Microcircuits, MIL-STD-883 Class A and B, or equivalent.
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The bipolar TTL data experience included standard, high speed,
low power, and schottky circuit families. All employed junction
circuit isolation. Only data from circuits that were screened to
MIL-STD-883 Class A and B, or equivalent, were included in this
review. Out of 424 failures reported, only 13 were classified
in this data summary. Therefore, a data matrix was not prepared.
The data reviewed represented a total of 4.0 x 108 hr of part op-
eration or a calculated 1.06 FPMH.
E. HISTORICAL DATA REVIEW SUMMARY
It was difficult to obtain a reasonable failure experience over-
view from military and aerospace systems. The actual failure
mechanism identification depends on the depth to which the failure
is analyzed and the accuracy of the analysis. A thorough compila-
tion of failure data can provide a valuable tool for understand-
ing and evaluating individual technology performance and the
credibility of inspection and screening criteria.
The results of this data review show no trends that would suggest
the feasibility of sample screening. The defects that are es-
caping current inspection and screening are from low incidence
to random occurrences. They can occur periodically in clusters
having a population in the area of 10% or randomly distributed
with a population of less than 1%. Some problems are basic to
circuit design or processing; it is difficult or impractical to
detect them using typical inspection and screening techniques.
Other defects result from the accumulation of tolerances or a •
deterioration in process control.
The data review shows that a significant number of device defect
escapes are surface related and may be disclosed through SEM ex-
amination. This data review can only be used to provide trends
and does not reflect a quantitative estimate of defect escapes.
One area that was not identified is the delay that results in
product shipment when a part type fails to pass inspection and
screen test at the supplier's facility. This can be nearly as
serious a problem with its impact on system production schedules
as defect escapes can have on system failures, and both are
heavily dependent on part quality and reliability.
The SEM applications initially proposed for development study still
appear to be good. The EBIC applications included oxide defect
and junction defect identification, metalization integrity at
oxide steps and location of surface leakage paths. The voltage
contrast applications included diffusion depth measurement, loca-
tion of surface leakage paths, and functional circuit testing.
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III. ELECTRON BEAM IRRADIATION DAMAGE AND CONTAMINATION
A. IRRADIATION DAMAGE
Examination of semiconductors by SEM has been considered to be
degrading to the electrical characteristics. The possibility of
damage has been identified through studies of electron beam ir-
radiation effects on semiconductor surfaces and practical experi-
ence with the SEM. Little information is available to provide
the SEM operator with an appreciation for the sensitivity of cur-
rent semiconductor devices to electron beam damage.
This investigation was made to determine whether semiconductors
might be examined on a production basis. Some of the questions to
be answered were:
1) Does degradation occur?
2) What parameters are affected?
3) How much degradation would occur under typical SEM operating
conditions?
4) How quickly does degradation occur?
5) What is the mechanism for degradation?
6) Are MOS devices more susceptible than bipolar?
To better understand these questions, it is necessary to review the
mechanics of electron-solid interaction. In the SEM, electrons are
emitted from the cathode and are accelerated within the electron gun.
The acceleration of the electron is determined by the voltage poten-
tial difference between the cathode and anode in the gun. The energy
of the electron is measured in electron volts (eV). An electron that
has been accelerated through a potential of 20 kV has an energy of 20
keV. As the electrons travel through the electron column, they
alternately diverge and converge along the- optical axis as they pass
through magnetic lenses. This is the process of demagnifying the
electron crossover point from the electron gun to a finite point on
the specimen. During their travel down the electron column, elec-
trons having greater or lesser energy levels than nominal are re-
moved by the apertures. Therefore, the primary electrons arriving
at the specimen surface are considered to be monoenergetic.
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The electron interactions with the specimen surface are very com-
plex. However, the two basic mechanisms are elastic and inelastic
electron scattering. It is basically through these mechanisms
that the primary electron energy is dissipated. Elastic scattering
is described as a change in electron direction with little energy
loss. Inelastic scattering is described as an energy loss with
little change in electron direction. An elastic interaction or
collision results from an interaction between an electron and the
nucleous of an atom. The elastic collisions produce the back-
scattered electrons. An inelastic collision consists of two mecha-
nisms. They are the interaction between an electron and the nucle-
us of an atom and the interaction between an electron and an elec-
tron of an atom. The first interaction produces Brensstralung x-
rays, and. .the second produces secondary electrons and elemental
characteristics x-rays. Those electrons that travel into the speci-
men and are absorbed produce specimen current.
As electrons penetrate the specimen surface the direction of travel
becomes random. It is determined by the number of collisions and
the angle of deflection for each. Also, the distance of penetra-
tion depends on the number of collisions and the initial energy of
the primary electron. Therefore, the amount of energy dissipated
in a solid depends on the density of the material, the energy of
the primary electron, the rate of primary electrons incident on
the specimen surface, or the exposure time and the area scanned.
Electron beam damage is a result of electron penetration and elec-
tron energy dissipation in the specimen surface.
Many studies have investigated the physical characteristics of
electron damage in semiconductors. Many of these studies have in-
vestigated the electrical changes that are experienced by MOS and
MIS devices (Ref 1-10). Electrical changes in bipolar devices have
been studied to a lesser degree, (Ref 11-14). The studies have
shown that the electrical changes have resulted from positive
charges trapped in the oxide or insulator. Grove & Snow (Ref 1)
and Mitchell (Ref 3) have shown these positive charges are located
within 200 A of the insulator/semiconductor interface.
There are two irradiation damage mechanisms that can occur with
electron beam exposure. They are atomic displacement and trapped
charge. Atomic displacement, which occurs through the Rutherford
scattering mechanism, is an interaction between an incident electron
and the nucleus of an atom. The energy lost by the electron is
small and depends on the incident electron energy. For atomic dis-
placement to occur through Rutherford scattering, the incident elec-
tron energy would have to be in the area of 500 keV. The proposed
model (Ref 3 and 4) for trapped charge is that the charge is created
when electrons and holes generated by the incident radiation are
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trapped at preexisting electron-hole traps. Based on these two
models, it appears that electrical changes in irradiated semi-
conductors are due to trapped charges in the thermal oxide.
However, another study Simons et al. (Ref 15), shows that the
annealing behavior of MOS structures irradiated with low energy
electrons suggests that the trapping of electrons and holes in an
insulator may be invalid. The data show that for an activation
energy of 0.28 eV, the trapped charge would be expected to de-
crease to 37% of its initial value after 10 minutes at a tempera-
ture of -113°C. The experimentally observed temperature for this
anneal rate was 227°C.
A preliminary investigation by Venables (Ref 16) suggests a third
mechanism. This mechanism appears to have good agreement with
previously described models and with other reaction characteris-
tics that were previously unexplained. This irradiation damage
mechanism is atomic displacement through ionization of the atom.
This is identified as the Varley mechanism (Ref 17 and 18). This
damage is described as the formation of atomic vacancies and in-
terstitials, some of which persist as nonequilibrium defects after
irradiation. Venables suggests that as a result of the atomic
displacement in an insulator, with ionic or partially ionic bond-
ing, an intrinsic charge would be formed. Three important factors
were identified by Venables that would be expected to lead to a
predominately positive charge formation by this mechanism. First,
the relative amounts of positive and negative charge produced by
atomic displacement will be dependent on the anion and cation
ratios in the insulator. This may explain radiation damage sus-
ceptibility differences between Si02.and Si3Nit insulator materials
and the propensity toward positive trapped charges. The reasons
for a greater radiation tolerance of SisN^ have not been well de-
fined. The second factor is that the ratio of anion to cation
vacancies formed would depend on the formation energy. Again for
Si02, this would favor a positive charge formation. The third,
and most important, factor is related to the annealing processes
that may take place in the material during irradiation. It has
been well established for many materials that some radiation in-
duced defects are highly mobile at room temperatures and a great
amount of annealing may occur. Therefore, the residual damage
after radiation may be more dependent on the recovery processes
than on the generation processes. Venables reports that prelimi-
nary investigation has also shown the generation of defect cluster-
ing in crystalline quartz. These defects may be due to the cluster-
ing of oxygen interstitials. The defect clustering and disappear-
ance of the electron diffraction pattern have occurred over a peri-
od of approximately 3 minutes. A thinned crystalline quartz sample
was exposed to electron bombardment in a transmission electron
microscope. The defect clusters were observed to develop under
normal beam intensities and at acceleration voltages as low as
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50 keV. It is expected that the irradiation damage would be simi-
lar for amorphous Si02. Venables also reported that examination of
813!^  microstructure in the electron microscope has shown the damage
rate (defect clustering) to be orders of magnitude lower than SiO«.
The significance of the proposed atomic displacement damage by the
Varley mechanism is that crystaline damage may be generated rather
than trapped electrical charge. It is also probable that this
mechanism would occur in a SEM for acceleration voltages in the
area of 10 kV and higher. The minimum acceleration voltage re-
quired to cause damage is that which would provide an electron pene-
tration range greater than the Si02 thickness.
A test program was developed to better appreciate the susceptibility
to radiation damage for current device technologies. Common NPN
and PNP discrete transistors and N and P channel MOSfets were used
to "ballpark" the electron beam and exposure parameters. The NPN
transistors were 2N2222A and the PNP transistors were 2N2905. The
N channel MOSfets were 3N171 and the P channel were 3N163. The
discrete devices were used to allow "In situ measurement of device
beta or channel current threshold. This was accomplished by inter-
connections between the device in the SEM and a transistor curve
tracer. This provided the capability to measure electrical para-
meters following each radiation exposure period.
The SEM instrument used throughout this study is a Cambridge Stereo-
scan S180. This instrument provides a three digit digital meter for
displaying acceleration voltage and sample current. The beam current
was measured with a Faraday cup located adjacent to the specimen.
The first test sample was a 2N2222A NPE transistor. The SEM para-
meters were E = 10 kV and I = 1 x 10 8 A. Two betas were ini-
tially measured on the transistor. B was 140 for. I = 10 yA, V
-L C. CE
= 10 V and B0 was 200 for I = 1 ma, V_,_ = 10 V. In the time re-2 C Chi
quired to set up the instrument (approximately 15 sec), the betas
had been extremely degraded, B to 3 and B to 24. During irradi-
ation, the transistor emitter, base, and collector were terminated
at ground. The estimated electron fluence was 1.22 x 1015 e/cm2.
Note: All radiation exposure levels will be given as
electron fluence. Dose (Rads Si02) were not calculated.
For the second test using the same device type, an E = 10 kV
B
and IB = 2 x 10~10A were used. (BI is IG = 10 yA and VCE = 10 V
and B is I = 1 ma, V__ = 10 V). During irradiation, E-B-C were
• f. \j LI£I
terminated at ground.
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B1 B_ Cumulative Fluence, e/cm2
Irradiation Time, sec
100 180 Initial
18 88 +10 1.6 x 1012
17 84 +14 8.1 x 1012
14 76 +18 1.5 x 1013
12 76 +22 2.1 x 1013
12 70 +26 2.8 x 1013
11 66 +30 3.4 x 1013
Following 24-hr storage at room temperature and atmosphere, the
betas were remeasured. BI was 13 and B was 72. Irradiation damage
occurred very rapidly, and recovery at room ambient was small. The
degradation was larger than anticipated and particularly for the
1 ma beta. The degradation rate was exponential and it tended
to plateau rather quickly.
Additional_devices were irradiated using SEM parameters of 20 kV
and 1 x 10 1(^ A, which are more typical of normal operating con-
ditions. The resultant degradation was similar to previous data.
Devices also were irradiated with voltage applied and no difference
in degradation rate or degree was apparent.
The other discrete device types were irradiated with similar ex-
perience. The rate of degradation for the MOSfet devices was de-
pendent on the level of gate voltage applied. For a MOSfet irradi-
ated with gate voltage applied and then with gate voltage removed
the degradation did experience some recovery. Also the degradation
saturation point was found to be dependent on the gate voltage level.
This preliminary testing was conducted to approximate the antici-
pated degradation rates for integrated circuits. The circuits
selected for radiation testing were LM111, 54LOO, G116, and HA2700.
To obtain a more accurate assessment of the degradation experienced
by the individual transistors, the transistor betas or conduction
thresholds were individually measured before and after irradiation
exposure. The circuits with glass passivation were irradiated with
the glass in place. This test approach is more difficult to per-
form. However, it was felt that other approaches would severely
compromise the results.
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The procedure used for irradiation of one each integrated circuit
type was to individually probe and record transistor betas or con-
duction thresholds. The transistors were selected to provide a
representative sample of diffusion geometries, input and output
transistors. The selected transistor cell or cells were irradiated
and the E , IR, area irradiated and cumulative irradiation time were
recorded.
The first circuit evaluated is a 54LOO quad two input nand gate (non-
glass passivated) . In-circuit betas were measured for the four
phase splitter transistors (Q2) and one current sink transistor (Q4) .
Transistor locations are identified in Figure 1. The second cir-
cuit evaluated is a G116 five-channel P MOSfet switch (glass passi-
vated) . Conduction thresholds (V__.u ) for I = 100 ua were mea~D
sured for each fet. Various V_,_ bias voltages were applied during
(jL)
irradiation. Fet locations are identified in Figure 2. The third
circuit evaluated is an LM111 differential comparator (glass passi-
vated) . In-circuit betas were measured for the transistors identi-
fied in Figure 3. The fourth circuit evaluated is an HA2700 opera-
tional amplifier (glass passivated) . In-circuit betas were measured
for the transistors identified in Figure 4. Transistors from each
circuit were irradiated at various magnifications and exposure times.
The individual parameters were remeasured. Delta changes and elec-
tron fluence levels were calculated. The results are given in
Table 11.
The degradation was much greater than anticipated. The data show
that for these irradiation levels the examination of production
integrated circuits cannot be recommended. The electron beam para-
meters used are typical for general SEM application. The magnifi-
cations and exposures were less than typical for most applications.
Any increase in these factors will result in increased electron
fluence. This may result in a greater degree of electrical degra-
dation. No significant difference was observed for the suscepti-1
bility of biased and nonbiased bipolar devices. Transistors with
higher gains were found to be more susceptible to degradation.
The rate of degradation was found to be exponential, then reaching
a plateau or saturation. For digital circuits, the beta may
plateau at a level above the circuit design minimum. For these
cases, the circuit will remain functional.
The irradiation damage mechanism may be atomic displacement. This
is considered to have a greater electrical significance than an
electron accumulation or deficiency in the oxide. Questions arise
concerning the electrical characteristics of an irradiated circuit.
What is the electrical stability of an irradiated circuit? What
are the time and temperature parameters for annealing the irradi-
ation damage? What is the electrical stability of an irradiated
and annealed circuit? These are areas that require further in-
vestigation and analysis.
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Figure 1. Photograph of 54LOO Identifying Transistor
Locations, (X70)
Figure 2. Photograph of Gil6 Identifying Fet
Location, (X60)
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Figure 3. Photograph of LM111 Identifying Transistor
Locations, (X60)
Figure 4. Photograph of HA2700 Identifying Transistor
and Resistor Locations, (X60)
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Table 11. Irradiation Degradation Data
Circuit 54LOO ED - 20 kV I, « 1 x 10~10A, All Terminals at Ground
a D
Transistor
Q2 Circuit 1
Q2 Circuit 2
Q2 Circuit 3
Q2 Circuit 4
Q4 Circuit 4
Initial
Beta
40
40
39
39
26
Post
Beta
15.6
11.3
11.5
17.5
14
A, %
-61
-72
-70
-55
-46
xc
150 uA
150 uA
150 uA
150 uA
2 ma
V E, V
1
1
1
1
1
Exposure
Magnification
X1200
X1200
X2000
X 370
X 370
Irradiation
Time, sec
60
500
240
500
500
Fluence, e/cm2
4.3 x 1011*
3.6 x 1015
5.2 x 1015
3.5 x 10ll)
3.5 x 101"
Circuit G116 ED • 20 kVB
1 x 10"10A
FET
Ql
Q2
Q3
Q4
Q5
Initial
VGDth
-5.34
-5.36
-5.38
-5.42
Post
VGDth
-6.56
-6.95
-6.93
-6.34
Used for setup.
A, %
23
30
29
17
Irradiation
V V
GD'
-5.8
0
0
-6.0
*D
10 UA
10 uA
10 uA
10 uA
Exposure
Magnification
X340
X340
X340
X340
Irradiation
Time , sec
3
45
30
8
Fluence, e/cm2
4.5 x 1012
2.5 x 1013
1.7 x 10 13
4.5 x 1012
Circuit LM111 E_ " 20 kV
B
- 1 x 10~10A All Terminals at Ground
Transistor
Q15 NPN
Q8 NPN
Q21 NPN
Ql PNP
Q2 PNP
Initial
Beta
15.6
86.7
15
250
250
Post
Beta
11.1
60
1.6
85
55
A, Z
-29
-31
-89
-66
-78
xc
25 ma
500 uA
400 UA
100 UA
100 UA
VCE« V
1
1
1
1
1
Exposure
Magnification
X100
X840
X840
X640
X640
Irradiation
Time, sec
90
24
40
20
90
Fluence, e/cm2
5.1 x 1012
2.1 x 1013*
1.5 x 101"
4.1 x 1013
1.9 x 101U
*I - 2.3 x 10"nA
fi
Circuit HA2700 20 kV I - 1 x 10"10A
D
All Terminals at Ground
Transistor
Q35 NPN
Q30 NPN
Q56 PNP
Q51 PNP
Q59 NPN
Q64 NPN
R2
Q70 NPN
Q74 PNP
Initial
Beta
263
275
120
123
285
288
(51K1)
293
142
Post
Beta
44
38
19
17
68
63
(SKfl)
94
24
A, Z
-83
-86
-84
-86
-76
-78
0
-68
-83
xc
100 uA
100 uA
200 -A
200 UA
250 uA
250 uA
250 uA
800 uA
400 uA
VCE" V
1
1
1
1
1
1
-
1
1
Exposure
Magnification
X1000
XI 000
X 620
X 620
X 800
X 800
X 500
X 460
X 460
Irradiation
Time, sec
60
120
60
120
60
120
120
120
120
Fluence, e/cm2
3.5 x 10 ^
7.0 x 10 ^
2.0 x 10 1(*
3.9 x 101U
2.0 x 101"
4.0 x 101U
1.5 x 101U
1.3 x 101"
1.3 x 10'*
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The irradiation damage data were reviewed with NASA-MSFC. It
was requested that the annealing of irradiated circuits be fur-
ther investigated. Approval was given to redirect the objective
of the study from production screening applications to failure
analysis and production sampling applications.
The literature was reviewed to obtain estimates for irradiation
damage anneal time and temperature. Simons et al. (Ref 15) re-
ported that positive charge in Si02 on MOS devices could usually
be completely removed by annealing at 300°C for 5 or 10 minutes.
Snow et at. (Ref 12) reported complete annealing at 300°C for a
period greater than 5 minutes.
A test program was developed to better approximate the anneal time
and temperature to be used for the irradiated integrated circuits.
Small signal PNP bipolar transistors (2N2907) were used for these
tests. The DC electrical parameters were used as damage and anneal
indicators for these tests. These electrical parameters were
measured initially, following irradiation, and after each anneal
period. All betas were measured with V = -10 V. Delta percen-
UE
tages for betas were calculated as posttest to pretest values. A
control device was used to track equipment variations. Irradiation
was performed with E,. = 20 kV and I_ = 1 x 10~10A. The annealing
D O
chamber was purged with dry nitrogen to reduce oxidation and con-
tamination. The first anneal was conducted at 200°C, and Table 12
shows the test data. The electron fluence levels are listed in
the right-hand column. The values for beta and percentage of
change were rounded off to nearest whole number.
These test data show that junction leakage, collector base break-
down, and V saturation voltages increased due to irradiation.
a£
Transistor beta showed very significant decreases. The anneal re-
sponse rate to high-temperature bake appears to be exponential as
was the irradiation damage developed previously. The data show
very good agreement between devices for beta recovery by percentile.
A second test was conducted under the same conditions as the pre-
vious test with three exceptions. The test cell consisted of four
transistors rather than three. The fourth device was the same
generic type; however, the die was glass passivated. Second, the
anneal temperature for this test was 280°C. Third, a transistor
beta measurement was made for a 10 yA collector current. This is
not a specified parameter for this part but it provided a more
sensitive degradation and anneal indicator. Table 13 shows the
test data results for the 280°C anneal.
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These test data show an irradiation response that was similar to
the transistors in the previous test. However, the anneal re-
sponse was more rapid and the recovery was greater. The data for
transistor S/N 10, which contained a glass passivated die, showed
complete recovery including hf „. This is significant as the
majority of the integrated circuits that were irradiated were also
glass passivated. The glass passivation itself does not improve
the radiation hardness of a device. It only serves to increase
the material thickness above the Si/SiC>2 interface. This results
in reducing the electron range with respect to the interface.
Therefore, the energy dissipated in the thermal SiC>2 is decreased
for the same acceleration voltage.
A third radiation damage test was conducted to demonstrate the
effects of a lower acceleration voltage. All test conditions were
the same as in the two previous tests except that the acceleration
voltage used was E = 5.0 kV. The anneal temperature was the same
B
as Test 2, 280°C. Two of the three test transistors contained
glass passivated die. The results of these tests are shown in
Table 14.
These test data show the significance of decreasing the electron
acceleration voltage. These data represent much longer electron
beam exposure periods. S/N 11485 and 11 exposures were 9 minutes
each and S/N 12 was 1 hr. The importance of this test will be
addressed'later in the Voltage Contrast Applications section.
Based on the data obtained from these tests, the irradiation damage
anneal response for the integrated circuits was evaluated at 280°C.
Before anneal, the integrated circuit transistor parameters were
remeasured. Approximately 3-1/2 months had passed since these de-
vices had been irradiated and parameters measured. During this
period, the devices were stored at room temperature. Measurement
at this point provides an assessment of the recovery and a refer-
ence for the anneal response. All delta percentages were calcu-
lated with reference to the initial measurement. Following para-
meter measurement the circuits were baked at 280°C for 1 hr in a
nitrogen ambient. The parameters were remeasured, and deltas were
calculated. The data for these tests are shown in Table 15.
The percentage of residual degradation for 3-1/2 months storage at
room temperature and the 280°C anneal were as follows:
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Table 15. Irradiation Damage Anneal Data
Circuit 54LOO BetaQ2 150 ma, V CE
Transistor
Q2 Circuit 1
Q2 Circuit 2
Q2 Circuit 3
Q2 Circuit 4
Q4 Circuit 4
Initial
Beta
40
40
39
39
26
Post
Irradiation
15.6
11.3
11.5
17.5
14
Fluence, e/cm2
4.3 x 10'"
3.6 x 1015
5.2 x 1015
3.5 x 101"
3.5 x 101"
4, I
-61
-72
-70
-55
-46
Post 3.5 Months
at 25°C
16.7
14.4
14.5
19.4
15
A, %
-58
-64
-63
-50
-42
Post 1 hr
at 280*C
45
45
42.5
45
27
A, Z
13
13
10
16
4
Circuit G116 VGDth
Fet
Ql
Q2
Q3
Q4
Initial
V
GDth
-5.34
-5.36
-5.38
-5.41
Post
Irradiation
-6.56
-6.95
-6.93
-6.34
Fluence, e/cm2
4.5 x 1012
2.5 x 1013
1.7 x 1013
4.5 x 1012
A, %
23
30
29
17
Post 3.5 Months
at 25°C
-6.54
-6.95
-6.94
-6.33
A, Z
23
30
29
17
Post 1 hr
at 280°C
-5.64
-5.32
-5.97
-5.74
A, Si
- 6
1
-11
3
Circuit LH 111
Transistor
Q15 NPN
Q8 XPN
Q21 NPN
Ql NPN
Q2 PNP
Initial
Beta
15.6
86.7
3
250
250
:c
25 ma
500 uA
400 uA
100 uA
100 uA
Post
Irradiation
11.1
•60
1.6
85
55
Fluence, e/cm2
5.1 x 1012
2.1 x 1013
1.5 x 101"
4.1 x 10>3
1.9 x 10 ^
A, *
-29
-31
-47
-66
-78
Post 3.5 Months
at 25'C
12.8
65
1.6
85
58
A, Z
-18
-25
-47
-66
-77
Post 1 hr
at 280'C
15.8
85
1.8
115
125
A, Z
1.3
-2
-40
-54
-50
Circuit HA2700
Transistor
Q35 NPN
Q30 NPN
Q56 PNP
Q51 PNP
Q59 NPN
Q64 NPN
Q70 XPN
Q74 PNP
Initial
Beta
263
275
120
123
2B5
288
293
142
rc
100 uA
100 UA
200 uA
200 UA
250 uA
250 UA
800 uA
400 .A
Post
Irradiation
44
38
19
17
68
63
94
24
Fluence, e/cm2
3.5 x 10 '^
7.0 x 101"
2.0 x 10'1*
3.9 x 10'1*
2.0 x 10 ll*
4.0 x 10'"
1.3 x lO1*
1.3 x 101*
A, Z
-83
-86
-84
-86
-76
-78
-68
-83
Post 3.5 Months
at 25'C
63
57
24
21
85
78
110
30
A. %
-76
-79
-80
-83
-70
-73
-63
-79
Post 1 hr
at 280°C
225
225
110
109
254
250
273
133
A, Z
-15
-18
- 8
-11
-11
-13
- 7
- 6
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Recovery* Recoveryt
Circuit 25°C 3.5 Months 280°C 1 Hr
54LOO 3 to 8% Complete
G116 0% -11 to 0%
LM 111 0 to 11% -54 to 0%
HA2700 3 to 7% -18 to -6%
*Percentage of parameter improvement from post irradiation
to preanneal.
tPercentage of parameter improvement from initial measurement
(prior to irradiation) to post anneal.
The integrated circuit transistors that showed the poorest recovery
were those that had the highest betas. A transistor with high beta
at low collector current is very sensitive to surface states. There-
fore, it would be expected to recover more slowly and require a
greater degree of damage annealing. From these data, it is esti-
mated that for complete recovery, a 1-hr bake at 325 to 350°C would
be required. This is considered to be an unacceptable exposure for
assembled and unsealed production circuits.
1. Summary
At the beginning of this study, a number of questions were raised
regarding the degradation of transistor parameters from electron
beam radiation. The degradation of transistor beta for relatively
brief SEM exposure times was severe. Degradations as high as 85%
were realized for some low collector current betas. The rate of
degradation is exponential with the larger amount of damage occur-
ring within the first 5 to 10 sec of exposure. The majority of
the dc parameters measured for the 2N2907 exhibited some change
as a result of irradiation. The parameter most sensitive was
beta and particularly at the lower collector currents.
Between the MOS and bipolar devices evaluated in these tests, the
bipolar was found to be the most susceptible to damage and more
difficult to anneal. However, from a functional circuit point of
view it is dependent on circuit design margins. In some bipolar
integrated circuits a transistor can experience 50 to 80% loss in
beta and still function over a limited temperature range. This
is more frequent in the case with digital circuits than with analog
circuits. A small percentage of change in the gate threshold
voltage would generally result in functional failure of the circuit.
The electron fluence levels in this study should be considered
lower than typical for any high magnification SEM applications.
The highest magnification used during irradiation was X2000. The
irradiation damage was found to be quite stable at room tempera-
ture. The temperature required to anneal the damage is above 300°C.
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The exposure of an assembled device to this temperature could
result in a severe reduction in reliable performance. The ques-
tion of parameter stability after an irradiation damage anneal
must be further evaluated.
A question that remains to be answered is what is the damage mech-
anism? There is a good possibility that electrical degradation is
the result of atomic displacement which occurs by the Varley mech-
anism. Further study is needed to better understand this damage
mechanism in Si02 and Si3Ni+ films for low energy electrons (10
to 100 keV).
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B. CONTAMINATION
Before considering SEM screening of production semiconductor devices,
the effect of surface contamination on reliability must be evaluated.
Related literature was reviewed to obtain a qualitative viewpoint
regarding the characteristic of the contamination. Some of the
questions that resulted were: What is a typical film formation rate?
Will it result in electrical leakage? How can the contamination
rate be reduced? Can the contamination be removed?
111-18
Generally, the concern for specimen surface .contamination has been
its effect on reducing secondary electron yield (Ref 1) and image
resolution (Ref 2 and 3). No references were found that recom-
mended or suggested the use of a SEM for screening production
semiconductors.
There are many sources from which the contamination may originate.
A primary source in an oil-pumped vacuum system is the roughing
and diffusion pump oil. Other sources are 0-ring grease, stage
lubricants, contamination on internal surfaces of the specimen
chamber, specimen attachment adhesive and conductive paint out-
gassing and residual films on the specimen surface. Some of
these sources are intrinsic to the instrument and others are de-
pendent on maintenance and procedural practices. Oil vapor from
vacuum pumps in an oil-pumped vacuum system can be reduced by
foreline and cold traps, or simply eliminated by the substitution
of an ion pumped vacuum system. However, many of the other sources
common to the specimen chamber remain. Contaminants form by mole-
cular deposition or condensation on exposed surfaces in the speci-
men chamber. The rate of deposition or condensation is related
to the vacuum pressure at the specimen surface. For a pressure
of 10 6 torr, a monolayer of contamination can form over a period
of a few minutes. Other factors related to the rate of formation
such as the type of diffusion pump oil used (Ref 4) type of speci-
men, the temperature of the specimen and the hydracarbon partial
pressure. Electron Beam bombardment results in the
polymerization of the deposited film. As the contamination film
continues to form, it is also polymerized by the beam.
Conru and Laberge (Ref 4) studied the hydracarbon contamination
rate in a SEM. A method is described for measuring contamination
rates in a SEM. A focused beam generates a cone of contamination
and the cone volume to beam exposure time yields a contamination
rate. They reported this volumetric formation rate of polymerized
oil was approximately linear with time for a specific beam current.
The rates reported were: 1.6 x 10~16 cm3/sec for ID = 4 x 10-10A,B
3.8 x 10~16 cm3/sec for I = 5 x 10~12A and 5.3 x 10~16 cm3/sec
D
for I = 2.5 x 10-11A. The highest rate occurred at an I =
B B
2.5 x 10 A. The vacuum pressure for these rates was reported to
be less than 10~6 torr.
This method (Ref 4) was used to measure hydracarbon deposition
rates for this study. The worst-case rate was measured at minimum
pump downtime and worst-case vacuum pressure of 1 x 10~5 torr. The
beam voltage was 20 kV, beam current was 1 x 10~10A and exposure
time was 3 minutes. The vacuum system had a foreline trap and the
LN2 cold trap was not charged. The deposition volume for the 180-
sec period was calculated to be 125 x 10"15 cm3 or 6.9 x 10~16
cm /sec (see Figure 5). This rate is slightly higher than the
worst case reported by Conru and Laberge (Ref 4) of 5.3 x 10~16
cm3/sec for In = 2.5 x 10~nA. Using 6.9 x 10~16 cm3/sec andD
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Figure 5. SE Micrograph Showing the Cone of
Contamination (Circle) £_ - 20 kV3
JD = 1 x 10~iQA x 14000)
a
assuming a constant volume deposition rate, film thicknesses were
calculated for scan magnifications of X1000 and X10.000. A 5-
minute exposure at X1000 would result in an average film thickness
of 0.2 A over an area of J1.5 x 10~3 cm by 9.0 x 10~3 cm; and at
X10,000 an average of 20 A for an area of 11.5 x 10~^  cm by
9.0 x ID"1* cm.
This contamination rate measurement technique provides a good
method for periodically measuring the contamination rate of
an instrument and for the evaluation of instrument cleaning or
sample preparation procedures. When using this technique, a means
of marking the specimen surface should be used to help in locat-
ing the hydracarbons cones after coating.
Routine maintenance of the instrument is important in reducing
hydracarbon contamination rates. Periodic cleaning of the elec-
tron column, specimen chamber and stage help to reduce sources
for contamination (Ref 5). The use of dry nitrogen for backfilling
the electron column and specimen chamber, when returning them to
atmospheric pressure, will reduce surface trapping. Cleanliness
of the specimen and care in applying conductive paints and allow-
ing them to completely dry are important factors related to contami-
nation. Maintenance schedules and procedure adequacy can be evalu-
ated through the measurement of contamination rates.
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The formation of a hydracarbon film on a semiconductor surface
raises a question regarding its reliability. The electrical and
chemical stability would be difficult to predict for a film with
a multitude of possible chemical and physical combinations. Craig
(Ref 6) and Echlin (Ref 5) have analyzed the gas spectra in typical
vacuum systems and showed methods for improving the vacuum pressure.
Yakowitz et al. (Ref 7) reported the deposited films they studied
were found to be conductive. The most effective approach to this
problem would be to eliminate the contamination. Currently this is
impractical because of the evacuation time required to achieve a
10 8 to 10 9 torr pressure. This would also require an ion-pumped
system. Another solution would be to clean the devices following
SEM examination. One method that has shown very good results is
oxygen plasma cleaning. Our experience to date has involved a
limited number of devices from bipolar and MOS technologies with
very good success. Further investigation and evaluation is required
to establish the quality of cleaning and the effect on an assembled
semiconductor device.
Summary
With the data available at this time there is nothing to indicate
that the contamination is detrimental to semiconductor reliability.
At this time it remains a question. There is no data base with
which to assess the effect on reliability, and it is too early to
determine whether an oxygen plasma or other method can remove the
film without adversely affecting the part reliability.
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IV. ELECTRON BEAM-INDUCED CURRENT APPLICATION TECHNIQUES
The electron beam-induced current (EBIC) mode of SEM operation
is a powerful tool for analyzing and evaluating semiconductor
devices. The EBIC mode could very well surpass the secondary
electron or surface imaging mode in value for semiconductor appli-
cations. EBIC provides the capability for measuring subsurface
electrical and physical parameters. These measurements are per-
formed without mechanical damage to the surface.
Earlier, some basics were discussed regarding the electron/solids
interaction and the penetration of electrons into the solid. Two
basic factors that determine the electron range in solids are the
acceleration voltage and the atomic density of the solid. There-
fore, a desired range can be preselected based on the material
density. If an electron beam strikes the surface of a given
thickness of material and the range is sufficient for partial
electron penetration, the majority of these electrons can be col-
lected and measured. Figure 6 shows how the number of collected
electrons is related to the film thickness. This figure assumes
a constant acceleration voltage and a similar atomic density on
each side of the detector gate. Electrons that cross the detector
gate are measured. The detected electron signal is inversely
proportional to the film thickness and depicts the complement of
the surface topography. At position "A," no absorbed electrons
are measured, at "C" a majority are measured and at "B" and "D"
a portion are measured. A visual interpretation of the detected
signal will provide a qualitative assessment of the surface topog-
raphy, and measurement of the detected electrons, in conjunction
with a calculated range, can provide a quantitative assessment of
the film thickness. To better understand how this can be accom-
plished, the mechanics of electron penetration in solids will be
reviewed later.
A. TEST DEVICE INTERCONNECT CIRCUITRY
Basic requirements for the interconnect circuitry are 1) low noise
pickup, 2) low leakage current, 3) package adaptation flexibility,
4) operation flexibility, and 5) minimal electron beam interference.
To reduce noise pickup and leakage current, it is necessary to
minimize lead lengths and circuitry external to the specimen chamber;
to obtain operational flexibility, it is necessary to make inter-
connect circuit changes external to the specimen chamber; there-
fore, the best compromise is to locate the interconnect programming
switches at the socket interface.
IV-1
H
O
4J
u
0) 0)
4J 4->
at a
a o
-o
0) co
0 4J cfl
01 O C
4-1 01 60
0) .H -H
Q H CO
eg
a
O
rt
M
4J 0)
•H 4J
XI -H
M C
*
IV-2
The specimen stage contained an 18-pin electrical feedthrough.
To increase the number of feedthroughs, a high density 61-pin
vacuum rated connector was installed (Fig. 7). These two con-
nectors were wired to connectors internal to the specimen chamber.
The internal connectors provide a package adapter disconnect
(Fig. 8). Mating connectors, interconnect wires, and a package
test socket provide the different adapters needed for various
device package styles (Fig. 9 and 10). An effort was made to use
plug-in sockets for all device packages; however, a suitable me-
chanical holder could not be found for flatpack style packages.
Until a better technique becomes available, the flatpack devices
are tack-soldered to a printed circuit card. Metal shields were
used to minimize direct exposure of nonconductive package surfaces
to the electron beam. Also, nonconductive surfaces on the adapters
were coated with conductive paint. Note: This was more important
to voltage contrast interference than EBIC interference. All in-
terconnect wiring between the test adapter and the disconnect
socket was shielded with a grounded wire sleeve.
A switch matrix was constructed to be used externally to the
chamber and immediately next to the interface connectors. Me-
chanical DIP switches were used to reduce the switch matrix size.
Single-pole single-throw switches were used. The 18-pin connector
was used for ground termination switching and the 61-pin connector
was used for current amplifier switching (Fig. 11 and 12). If
single-pole double-throw DIP switches are available with satis-
factory isolation ratings, a complete switch matrix could be con-
structed on a single connector. The isolation obtained for these
switch matrices after assembly, cleaning, and vacuum bake was less
than 100 pA at 20 volts per switch channel. Subsequent vacuum
baking has not been necessary to maintain this isolation; however,
it is recommended that it be examined for each case and especially
in high humidity environments. A schematic circuit for the switch
matrices is shown in Figure 13.
The same adapters and interface connectors were used for voltage
contrast studies. A 60 x 10 crosspoint patch board was used to
supply the required signal and supply voltages. The patch board
is shown in Figure 14. All interconnecting wires were shielded.
Special care should be taken to prevent vibrations from being trans-
mitted along the interconnecting cable to the specimen chamber and
electron column. Blowers in equipment mounted in the same cabinet
are typically the major sources of vibration.
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Figure 7. Specimen Stage Showing the External Electrical
Feedthrough Connectors.
Figure 8. Specimen Stage Showing the Connectors that Provide
the Internal Adapter Disconnects.
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Figure 9. Flat Pack and Dual-in-Line Package Adapters. (This
Dual-in-Line Adapter has the Metal Shield Removed
[Arrow].)
Figure 10. Dual-in-Line Adapter Installed on the Specimen
Stage. (The Metal Shield for the Device Package
and Test Socket is Not Installed.)
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,Figure 11. Two Switch Matrices Used for Selecting Device
Pin Interconnect Configuration.
Figure 12. Two Switch Matrices Installed on the Specimen
Stage.
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Figure 14. Patch Board and Interconnect Cable
B. •RANGE OF ELECTRON PENETRATION IN SOLIDS
The electron interaction and penetration in solids has been an area
that has been studied in detail. For those interested in a detailed
discussion, a review of the chapters in the reference SEM text books
(Ref 1-4) is recommended. Many of the papers identified in the
bibliography also will address this subject.
As expressed earlier, the interactions between an electron beam and
a solid surface are complex. A wealth of energy spectra are emitted
from a specimen surface. Aside from the back scattered electron
(BSE) energy, the energy emitted from the surface has little effect
on the magnitude of absorbed electron current. The primary electron
energy is dissipated by two basic mechanisms, elastic and inelastic
electron scattering. Elastic scattering, or a change in electron
direction with minimal energy loss, is a result of an interaction
between an electron and the nucleous of an atom. Inelastic scatter-
ing, or an energy loss with minimal change in direction, results
from an interaction between an electron and the nucleous of an atom
or an interaction between an electron and an electron of an atom.
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Elastic scattering is the primary mechanism for reflecting energy
from the specimen surface, and inelastic scattering is the primary
mechanism for absorbed current and electron-hole pair current.
The absorbed current in a specimen is the difference between the
electron beam current and the specimen reflected current. This
current, commonly referred to as sample or specimen current, must
have a return to instrument common to prevent sample charge accumu-
lation. A second current induced in the specimen is an electron-
hole pair current. Electron-hole pairs are produced in the speci-
men by inelastic interaction between a primary electron and the
valance electron of an atom. An ionizing energy frees the valence
electron leaving a hole. A single primary electron can produce
101* electron-hole pairs. Electron-hole multiplication is the pri-
mary mechanism for absorbed electron energy dissipation. For ex-
ample, electron-hole generation requires approximately 4 eV. There-
fore, a 15 keV electron can generate 3.8 x 103 electron hole pairs.
In most semiconductors containing N and P diffusions, the applied
or generated fields cause the electrons and holes to flow in op-
posite directions. Metal atoms in semiconductors produce traps
which can severely reduce the recombination current. The electrons
or holes that diffuse across a junction will produce an external
current. The number of electrons or holes that diffuse across the
junction depend on the distance from the point of generation to the
junction depletion region and the diffusion length for the diffused
region. Diffusion length is the average distance of carrier travel
from the point of generation to recombination. The resultant ex-
ternal current flow is typically 103 times greater than the primary
electron current. It is this electron-hole multiplication current
that is used in EBIC applications.
Many theoretical studies and experimental measurements have been
conducted to determine the electron range for various elemental
materials. Some of these studies evaluated the probabilities for
collision, extent of interaction, resultant electron energy loss
and change in direction of travel. This is a random interaction
mechanism and must be evaluated by probability approximations.
Other studies have used experiments in which the degree of electron
penetration through various elemental thin films could be measured.
Through the evolution of these studies came expressions for de-
riving the electron range based on these theoretical and experi-
mental data. The electron ranges derived from these expressions
do not generally yield the same result. This is due in part to
the definition of electron range and the basis from which the ex-
pression evolved. Electron range may imply the measurement of the
average electron path length, or the practical/extrapolated range
as measured from the point of beam incidence on the specimen surface.
The measurement of the average path length would yield a greater
distance than the average range from beam incidence. (The electron
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does not travel in a straight line from the point of incidence).
For this study, the electron range as measured from the point of
beam incidence is used.
Two equations were selected for calculating the electron ranges for
EBIC applications. One equation was derived by Everhart and Hoff
(Ref 5), which is based upon energy-dissipation range. The range
equation is valid for acceleration voltages of 5 to 25 keV and
atomic elements 10 through 15. This would include semiconductors
employing aluminum, silicon dioxide, and silicon systems. The
equation is:
where E is the beam energy in keV and R is the range in yg/cm2
D G
(pR). The equation was plotted showing the relationship of electron
range in microns and acceleration voltage in keV for A£, Si, and
Si02 (see Figure 15).
The second equation was derived by Kanaya and Okayama (Ref 6),
which is based upon a modified diffusion model. This range equa-
tion is valid for acceleration voltages of 10 to 1000 keV for all
elements. This would include all semiconductor material and metal-
lization systems. The equation is:
pR =
where E is the beam energy in eV, A is the atomic weight in g, Z
is the atomic number, p is the density in g/cm3 and R is the range
in cm. This equation was plotted showing the relationship of elec-
tron range in microns and acceleration voltage in keV for Au, Cu,
A£, Si, and Si02. See Figure 16. These ranges were extrapolated
below 10 keV to approximate the electron range for smaller film
thicknesses. The extrapolated range may be less than the actual
range. From these data an acceleration voltage can be determined
that will produce a sufficient electron range to penetrate the
oxide and metal films on semiconductors.
These graphs of electron range versus acceleration voltage show the
significance of film density on electron range. A comparison (from
Kanaya and Okayama) (Ref. 6) of electron range and energy dissipa-
tion profiles for AH and Au are shown in Figure 17. This repre-
sents the respective ranges for a 15 kV beam voltage. The energy
dissipation profile is important in determining average electron
range.
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The application of range data in conjunction with semiconductors
provides a quantitative and qualitative analysis capability. This
capability is related to surface and junction characteristics in
conjunction with the underlying diffusions. The diffusions act as
an electron energy analyzer. As discussed earlier, the beam-induced
electron-hole multiplication current is the major current for
these applications, and the semiconductor provides a unique capa-
bility for measuring this current. Figure 18 shows a representa-
tive cross section of a PNP transistor. In this example the beam-
induced current is measured from the base. The holes (minority
carriers) generated in the base, which diffused across the base-
emitter or base-collector junction, produce a net increase in
electrons. The increase in electrons results in a current flow
through the current amplifier input and ground to the respective
emitter or collector junction where they recombine with excess holes,
The multiplication current flows only when an electron beam gener-
ated bias or external reverse bias is applied to at least one
junction of the transistor. For example if the emitter and collec-
tor were disconnected from ground, the current flow measured at the
base would be the absorbed electron beam current. In the example
in Figure 18, if the current amplifier were connected to the emit-
ter or collector with the base at ground, the amplifier input
polarity would be inverted and the current level would be indica-
tive of the recombination current for the respective junction.
Measuring the beam-induced currents in a discrete transistor is
straightforward. When measuring EBIC in integrated circuits the
measurement points are not as accessible. Figure 19 shows the
schematic circuit for a low power TTL inverter. The transistor
junctions that have a resistor or resistors in parallel with the
junction produce poor EBIC levels. This is due to the majority of
recombination current flowing through the parallel resistance,
therefore all junctions are not accessible. When necessary it
may be possible to open the parallel reistance circuit by scrib-
ing open metalization. Current amplifier input impedances are
generally greater than 10 megohms.
EBIC micrographs were made to provide typical examples for a tran-
sistor and an integrated circuit. The transistor is a nonglass
passivated PNP 2N2905. A secondary electron (SE) micrograph of
this device is shown in Figure 20. Figure 21 is a typical EBIC
micrograph measured from the base with emitter and collector at
ground. This is an intensity-modulated image and the intensity
from black to white represents increasing current levels and de-
creasing surface film thickness. To obtain an accurate image in
EBIC, the angle of incidence for the beam should be approxi-
mately normal to the surface. The majority of this work was
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Figure 20. SE Micrograph of 2N2905 PNP Transistor.
(E0 = 15 fey, J_ = 1 x 10~IQA, Beam Angle of
D ti
Incidence =10 degs Mag x 250.)
Figure 21. EBIC (Z Mod) Micrograph of 2N2905 PNP Transistor
(Current measured from this base with emitter
and collector at ground. Bright area [arrow]
next to emitter bond is die probe imprint.
Ev = 15 kV, I0 ~ 1 x 10~1QA, Beam Angle ofD a
incidence -10 deg, Mag x 250.J
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performed at a 10 degree angle of incidence. Figure 22 is a double
exposure showing the SE image with an EBIC line scan superimposed.
The line scan provides a better display of the EBIC variations.
The highest amplitude points are adjacent to the base metaliza-
tion where base silicon is exposed. The lowest amplitude points
are the emitter metalization fingers. This area represents the
greatest thickness for the electrons to penetrate. Figure 23
shows a sequential line scan or Y modulated EBIC micrograph. This
provides a quasi three-dimensional image. Figure 24 is an EBIC
micrograph measured from the emitter and collector with the base
at ground. This image is the inverted image of Figure 21. Figure
25 is an EBIC micrograph measured from the base with the emitter
open and the collector at ground. In this configuration the
electrons landing on the emitter must penetrate the emitter meta-
lization and diffusion to contribute to recombination current in
the base. This imaging configuration could be used for locating
diffusion non-uniformities in the emitter region, i.e., diffusion
defects along the vertical junction or pipes along the horizontal
junction. If the pipe results in a short to the collector, it
cannot be located because the emitter to base and collector isola-
tion would be lost. Care must be taken to make certain the "junc-
tion defect" is not a blemish on the surface. It is always help-
ful to relate the EBIC image to a SE image. The image intensity
(range threshold) for the emitter region can be adjusted by the
current amplifier gain or by changing the acceleration voltage to
increase or decrease the electron range. For example, the image
intensity level can be set so that a change in current can be ob-
served as a change in image contrast. See Figure 26.
For the second example, a 54L04 hex inverter was used. This die
has a Au metalization system with glass passivation and the passi-
vation was not removed. Figure 19 is a schematic for each of the
six inverters. An SE micrograph of this die is shown in Figure 27.
Figure 28 shows an EBIC micrograph for the total die. The junction
around the die perimeter provides the isolation for the diffused
resistors. Figure 29 shows a single gate from this device and many
of the diffusions are visible. The bright areas represent electron
flow into the current amplifier and the dark areas represent elec-
tron flow out of the amplifier. The transistor locations are identi-
fied per the schematic in Figure 19. The EBIC micrographs in Figures
30 through 33 show the variations in EBIC images with respect to
circuit pin imaging combinations. Table 16 lists the diffusions
from which high recombination currents could be measured with re-
spect to the pin configuration. Those diffusions that could not be
displayed have a parallel resistor or a diode junction in the re-
combination current path. For instance, the base diffusion for Q2
in Figure 29. The recombination current must flow from the emitter
of Q2 to ground through the current amplifier to the collector of
IV-18
Figure 22. SE Micrograph with EBIC Line Scan Superimpusttu.
(The cursor line [Arrow] designates the location
of line scan. The EBIC line has X axis coinci-
dence with the cursor line. E = 15 kV3 I z
1 x 10~iQA3 Mag x 250.)
Figure 22. EBIC (Y-Mod) Micrograph. (This is the same
image as Figure 22 except the modulation is
superimposed on the Y-Axis scan. EB = 15 kV,
1 x 10-1QA, Mag x 250, j
NAL PAGE IS
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Figure 24. EBIC (Z Mod) Micrograph (Current measured from
emitter and collector with base at ground.
EB = 15 kV, 1 x 10~IQA3 Mag x 250.)
Figure 25. EBIC (Z Mod) Micrograph (Current measured from
the base with emitter open and collector at
ground. = 15 kV3 I ~ 1 x 10~IQA3 Mag x 250.)B
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e Beam
Si02
Direction of
Travel
P Emitter
Pipe
V N Base
P Collector
Signal
Level
Image
Intensity
— White Level
—Grey Level
— Black Level
Figure 26. Image Intensity and Electron Range can be Used
to Locate Pipes. (The current would be measured
from the base with the emitter open and collector
at ground. If the electron range does not pene-
trate the emitter diffusion or the signal level
is set near the black level the pipes will not
be detected.)
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Figure 27. SE Micrograph of 54L04 Hex Inverter. (E- = 15 kV,
JD ~ 1 x 10~^®A, Beam Angles of Incidence =10 deg,
D
Mag x 70.)
Figure 28. EBIC (Z Mod) Micrograph of 54L04 Hex Inverter.
(Current measured at Pin 4 with Pin 11 at ground.
En = 15 kV3 I = 1 x 10~i0A, Beam Angle of Incidence
D fj
=10 deg, Mag x 70.)
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Figure 29. EBIC Micrograph Showing One of the Inverter
Circuits (Pins 2 and 3). (Current from Pin 4
with Pin 11 at ground. Transistor location
per Figure 19.
Mag x 225.)
E = 15 kV, I ~ 1 x
Figure 30. EBIC Micrograph of Same Area ^n figure zv.
(Current from Pin 2 with Pin 11 at ground.
£D = 15 kV, r = 1 x 10~10AJ Mag x 225.)
D D
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Figure 31 . EBIC Micrograph of Same Area in Figure 29 •
(Current from Pin 3 with Pin 11 at Ground.
= 1 x 1(T1QA, Mag x 225.)E0 = 15 kV3O _D
Figure 32. EBIC Micrograph of Same Area in Figure 29.
(Current from Pins 2 and 4 with Pin 11 at
Ground. Ea = 15 kV, J_ = 1 x 10~IQAJ Mag
x 225.) B
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Figure S3. EBIC Micrograph of Same Area in Figure 29 .
Current from Pin 11 with Pins 2 and 4 at
ground. £D = 15 kV, J_ = 1 x 10~IQAJ Mag
x 225.)
Table 16. Diffusions for which High Recombination
Current can be Measured
Current Amp
Input
Pin 4
Pin 2
Pin 3
Pin 11
Ground
Pin 11
Pin 11
Pin 11
Pin 4
Diffusions Observed
Q2 Base (Limited)
Q2 Collector Isolation
R3
Q3 Collector Isolation
Q4 Base
Q4 Collector Isolation
Dl Cathode
Ql Emitter
Ql Base
Q2 Emitter
Q3 Emitter
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Q2 and then to the base. For current to flow (10 8A), the poten-
tial between base and collector must be sufficient for forward con-
duction. This also results in base-emitter forward conduction and
a large number of the electron-holes recombine in the transistor.
Sometimes it is difficult to relate a specific point on a die to
its location on an EBIC image. In these cases it is helpful to
superimpose two images as shown in Figures 34 and 35.
From these basic examples, the importance of the circuit schematic
and understanding of the diffusion geometries are obvious. Without
them the application of EBIC and interpretation of EBIC images are
difficult.
EBIC APPLICATIONS INVESTIGATED
The areas proposed for investigation were oxide defect identifica-
tion, junction defect location, metal integrity at oxide steps,
and surface leakage location. The proposed areas were conditional
on the findings of the historical data review. During the study
of EBIC applications, it appeared that the measurement of diffusion
depths was possible so it was included as an area for EBIC investi-
gation.
The study of qualitative EBIC applications will be described first.
Oxide Defect Identification
The detection of oxide defects is based on the relative beam-induced
current level for a given beam acceleration voltage. A pinhole or
etch defect in the surface oxide represents a decrease in surface
thickness. The relative beam penetration depth is greater for the
defect region than for a normal region. This results in an increase
in recombination current immediately beneath the defect. The EBIC
image for this area of the device may indicate the defect location.
Each of the 1C test specimens was visually examined with a light
microscope at 100 to 500X magnification for oxide defects. Possible
oxide defects were identified on on LM111 and one IM5523C. (Note:
The significance of these defects is not important. They are ex-
amples used only to demonstrate the application.) The LM111 was
placed in the SEM for EBIC evaluation. Of six possible defects
identified by light microscopy, one was verified by EBIC. The
other five were found to be blemishes on the glass passivation.
Figures 36 and 37 show SE and EBIC micrographs. This particular
defect is located in the glass passivation. If it had been located
beneath the adjacent aluminum conductor, it also would have been
IV-26
Figure 34. Superimposed SE and EBIC Images of 54L04.
(Current from Pin 4 with Pin 11 at Ground.
E = 15 fey, Jn = 1 x 10~IQA3 Mag x 70.)B
~B
Figure 35. Superimposed SE and EBIC Images of 54L04
Inverter. (Current from Pin 4 with Pin 11
at ground. E = 15 kV} Iv ~ 1 x 10~IQA,
^ x 200. J
-ssss-
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Figure 36. SE Micrograph Showing Oxide Defeat (Arrow)
in IM 111.
Mag x 125.)
„
D
= 14 kV, J_ =
D
x
Figure 37. EBIC Micrograph Showing Oxide Defeat (Arrow).
(Same view as Figure 35. Current from Pin 8
with Pins 1 and 4 at ground. EB = 14 kV3
I- = 1 x 10-l°A, Mag x 125.)
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visible by EBIC. The application is limited to surface films lo-
cated above diffusions from which significant recombination currents
can be monitored. In many cases this could represent less than 40%
of the total die surface area.
Figure 38 shows the input circuitry for the same LM111 device.
Figure 39 is an EBIC micrograph of the same area of Figure 38.
High recombination currents from isolation, resistor, and base
diffusions are indicated by the brighter areas. Also, metal-
ization damage can be seen on the bonding pads from die probing.
Figure 40 shows the inverted image of Figure 39. The current
flowing in the major portion of the image is not much greater than
the absorbed beam current level. This indicates a low recombina-
tion current gain. Recombination current gain is expressed as a
ratio of recombination current (I,,) to beam current (I_) or I /I .
D o U
Figure 38. SE Micrograph Showing the Input Circuitry
of the LM 111. (E = 14 W, I ~ 1 x 10-IQA,
Mag x 130.)
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Figure 39. EBIC Micrograph of Same Area Shown in Figure 38.
(The Eleotrioal Probe Sites are Visible Ad-
jacent to the Wire Bonds [Arrows], Current from
Pin 8 with Pins 1 and 4 at ground. £D = 14 kV3
D
I ~ 1 x 10~1QAt Mag x 130.)
Figure 40. EBIC Micrograph of Area Shown in Figure 38.
(A larger area is visible in this view;
however, this current gain is low except
for the emitters. E = 14 kV, I ~ 1 x 10~10At
Mag x ISO.)
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Light microscopic examination of the IM5523 die, 256 x 1-bit Ram
identified over 10 possible oxide defect locations. The die is
shown in Figure 41. Evaluation of this device, using EBIC, showed
the suspected defects were not pinholes. Examination by SE imaging
failed to show that they were surface blemishes. It appears that
the suspected defects were subsurface flaws that did not signifi-
cantly increase or decrease the oxide thickness. This device was
further examined using the EBIC mode to locate a circuit anomaly.
For a device of this complexity it is necessary to scan the device
at 500 to 800X magnifications. At lower magnifications the EBIC
image was too "busy" for cursory inspection and detection of an
anomaly. Figure 42 shows the EBIC image for the complete die.
In memory circuits there is a large amount of diffusion and circuit
repetition. This provides a common image pattern and simplifies
the recognition of variations and anomalies. The memory cell images
were inspected using this method of examination. This resulted in
the location of pinhole defects in the glass passivation. Figures
43 and 44 show the EBIC and SE images for these defects. The SE
image indicates these defects were located in the glass passivation.
It was extremely difficult to see these defects during subsequent
rexamination by light microscopy at 620X using polarized light.
The two examples show that oxide defects can be located using
EBIC. It is limited by the accessibility of recombination current
generated in the semiconductor circuit. Routine examination of
circuits having MSI and LSI levels of complexity are time consuming.
To obtain a reasonable image for examination, the magnification
needs to be 500 to 1000X. The time required to examine a complete
circuit could exceed one hour; therefore, using present examination
techniques, this application is more practical for failure analysis
than product screening. In failure analysis a defect can be local-
ized to a specific area and EBIC can then be used to examine the
area and locate the defect.
2. Junction Defect Identification
The identification of junction defects uses EBIC images to delineate
diffusion boundaries. This application provides the capability of
examining junction uniformity arid identifying missing diffusions,
junction defects, and discontinuities in diffusions. It is also
capable of locating localized overstress and junction breakdown
sites.
A junction boundary can be described as the transition point for
majority carriers. The beam-induced recombination current origi-
nates at the junction boundary. Minority carriers that diffuse
from the point of origin across the junction produce the recom-
bination current; therefore, the beam-induced recombination current
image delineates the junction boundary. A sample of the 1C test
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Figure 41. The IM5523 Die. (Examination by light microscopy had
disclosed over 10 possible oxide defects. Mag x 50.)
Figure 42.
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EBIC Micrograph for the Overall Device Circuit.
(Current from Pin 16 with Pin 8 at ground.
En = 25 kV, ID = 1 x 10~IQA, Mag x 35.)B ij
Figure 43. EBIC Micrograph Showing the Location of Three
Pinholes in the Glass Passivation (Arrows).
(Current from Pin 16 with Pin 8 at ground.
Mag x 850.)
Figure 44. SE Micrograph of the Same Area Shown in
Figure 43 Showing the Three Pinholes.
(Arrows). (Mag x 850.)
IV-3 3
specimens was examined by EBIC in an attempt to identify defects
related to this application. No defects were identified. Two
samples were selected from devices that were evaluated during this
study. One is a DTL930 circuit with a 6638 date code. This de-
vice had been selected for evaluation to provide an example of
earlier metallization processing. During EBIC evaluation junc-
tion non-uniformities were observed in the resistor diffusions.
The second sample is a 2N3921 N-channel junction FET. This sample
provides a typical example of localized overstress.
The DTL 930 die is not glass passivated. A photograph of the die
is shown in Figure 45. Figure 46 shows one area in which junction
non-uniformities or defects were observed. The EBIC image for
this circuit is shown in Figure 47. This circuit was examined
using several different EBIC pin sampling configurations. Figure
48 is an EBIC micrograph showing a part of one resistor. In this
micrograph the defect sites are easily identifiable. The dif-
ference in image contrast between Figure 47 and Figure 48 was due
to different current amplifier gain settings. In Figure 47 the
current amplifier gain was set so the resistor signal level re-
sulted in saturation of the current amplifier. In Figure 48 the
gain was set to observe the variations in EBIC. An SE micrograph
of the same area of Figure 48 is shown in Figure 49. These were
found to be more difficult to detect with a light microscope or
by SE imaging.
The 2N3921 die is glass passivated. See Figure 50. This device
exhibited a high reverse leakage as a result of electrostatic dis-
charge across the gate to drain junction. The !„„ , leakage current
GSS
measured 6.5 \iA at VGS = -30V. The IGSS specification maximum
is 350 pA at V „ = -30V. This device was first examined using the
standard EBIC configuration of source and drain connected to the
current amplifier and gate at ground. The EBIC image was examined
under various current amplifier sensitivities but a damage site
could not be detected. The measured !„„„ leakage current levelsGoo
for this device were 18 pA for V = -0.5V, 170 pA for Voc = -5.0V,
GO Gb
and 9 nA for V = -10,0V. These data indicate that the beam-Go
induced potential developed across the gate-drain junction was not
sufficient to involve the damage site; therefore, the gate to drain-
source junctions were externally reverse biased at V = -10.0V.
Reexamination of the EBIC image disclosed the damage site. See
Figure 51. This EBIC micrograph shows the damage site as a low
brightness spot (decreased EBIC current). The location of the site
is in the N+ diffusion for the drain. See Figure 52. The de-
creased EBIC current indicates a decreased carrier lifetime that
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W *^-
• 1 i=stl! t i^ .-l w-Ji '"*«Jf TE> -.-
Figure 45. DTL930 Die. (Mag x 115.)
Figure 46. Visual Appearance of the Diffusion Defeats
Along a Resistor. (Arrows). (Mag x
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Figure 47. EBIC Micrograph of the DTL930 Die. (Current
from Pin 7 with Pin 14 at ground. Ev = 15 kVf
I ~ 1 x 10~10A, Mag x 170.)
JB
Figure 48. EBIC Micrograph Showing Two Diffusion Defects
Along a Resistor. (Arrows). (Current
from Pin 7 with Pin 14 at ground. £„ = 15 kV,
D
I ~ 1 x 10~10A, Mag x 830.)
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Figure 49. SE Micrograph of the Same Area Shown in
Figure 48. (The defeats have less contrast
in this image. Mag x 830.)
Figure 50. SE Micrograph of the 2113921 FET Die.
(Mag x 350.)
-
PAGE IS
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Figure 52. EBIC Micrograph of the Same Area snown
in Figure 50. (VGS = -10 V. Damage site
is visible (Arrow]. (£n = 20 kV, I ~
D D
1 x 10~1QA3 Mag x 350.)
Figure 52. EBIC Micrograph Showing Damage Site at
Increased Magnification. (Same conditions
as Figure 51. Mag x 1500.)
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is probably due to aluminum diffusion. This is characteristic of
electrostatic discharge damage. Examination of the damage site by
light microscopy and SE imaging failed to disclose any visible
evidence of damage. An SE micrograph of this area is shown in
Figure 53.
Figure 53. SE Micrograph of the Same Area in Figure
52. (No evidence of a damage site is
visible. Mag x 1500.)
The application of an external bias across a junction during EBIC
imaging results in two currents flowing in a common circuit. See
Figure 54. One is the EBIC current and the other is the leakage
current. For a stable leakage current the current amplifier dc
offset can be adjusted to cancel it. The offset range is generally
limited to compensating dc levels up to 10 times greater than the
current amplifier's full scale range. The second method is to
use a capacitor in series with the current amplifier input to block
the dc flow. See Figure 55. In addition to the blocking capacitor,
a resistor (R ) is needed to develop the ac signal. A circuit time
O
constant must be selected that is compatible with the line scan
rate. The time constant can be approximated by the product of
IV-39
Test
Specimen
t -10 V II' i Current
•^  Amplifier
Figure 54. External Bias Supply Configuration. (!„ = EBIC3 IP = Reverse
Junction Leakage.)
Test
Specimen t -10 V
=" Amplifier
Figure 55. Capacitor-Coupled Configuration.
.Junction Leakage.)
(!„ = EBIC, I = Reverse
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3x10 3 x line scan period. The current amplifier offset compensa-
sation method is preferred. This was the method used for the
J-FET example. It provides a direct, modulated EBIC image that
displays the relative current levels.
The application approach and the results for two examples are de-
scribed. The use of an externally applied bias for initiating or
enhancing defect current is demonstrated. The location of subtle
degradation sites at semiconductor junctions in the past has been,
at best, difficult. This application provides a sensitive, high
resolution, and nondestructive method of location. The greatest
use of this application will probably be failure analysis. The
application can also provide an accurate and rapid method for de-
tecting mask defects that result in missing and incomplete dif-
fusions .
3. Surface Leakage
Surface leakage for the purpose of this study is defined as leakage
that occurs in localized areas due to trapped ionic charge and con-
ductive residue or thin films. It had been anticipated that the
low current, high resolution characteristics of the electron beam
would be ideally suited for this application. During the study of
semiconductor irradiation damage the effects of surface electron
bombardment were better appreciated. It had been suspected and
was confirmed during this study that trapped ionic charge would be
dissipated by electron bombardment. A device that exhibited a
channel leakage characteristic was examined using EBIC. The channel
region could not be located and postelectrical measurement showed
the channel was no longer present. The evaluation was performed
without external bias applied to the device. Of the two surface
leakage mechanisms, inversion due to trapped ionic charge would have
been more detectable. The inverted region of the semiconductor
would produce recombination current that should increase the de-
tection sensitivity.
This is not the case for the conductive residue or thin film.
Actual test specimens were not available for study so the practi-
cality was reviewed on a theoretical basis. The contribution to an
EBIC signal would be the absorbed energy or current related to the
film density; this would represent a percentage of the beam current.
For most cases it is considered that the magnitude of the absorbed
current would be nondiscernible; therefore, the application of EBIC
for detection of surface leakage does not appear feasible at this
time.
This concludes the evaluation of qualitative EBIC applications.
There were two quantitative EBIC applications evaluated during this
study. They were diffusion depth measurement and the evaluation of
metallization integrity at oxide steps.
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4. Diffusion Depth Measurement
The measurement of diffusion depth is based on locating the elec-
trical junction near the surface with EB1C. The magnitude of beam
induced recombination current is related to diffusion depth and
carrier diffusion length. As the point of electron-hole genera-
tion approaches a junction the quantity of minority carriers that
diffuse across the junction increases. The maximum beam-induced
recombination current occurs when the electron beam incidence is
directly over the junction as shown in Figure 56. The centroid
of the EBIC level line scan display marks the location of the
junction. A method is required to physically relate the centroid
to the device surface and to the diffusion distance. The physical
relation is determined by photographically superimposing the line
scan signal on the SE image. The diffusion distance is measured
from the diffusion oxide cut boundary to the electrical junction
as indicated by the line scan signal. The measurement assumes
that the vertical and horizontal diffusion rates are equal. Based
on this assumption, the horizontal diffusion distance would be
equivalent to the vertical diffusion depth.
Diffusion depth measurements using EBIC were made for six transis-
tors. Three transistors were 2N2905 and three were 2N3720. The
emitter diffusion depth were measured for the 2N2905 transistors.
The base-collector junctions were covered by guard ring metaliza-
tion and were not measured. Both emitter and base diffusion depths
were measured for the 2N3720 transitors. A typical line scan is
shown in Figure 57. This is a line scan for a 2N2905 with the
aluminum metalization removed. Typical line scans for other tran-
sistors are shown in Figure 58, 59, and 60. These measurements
were performed with no external bias applied. (Note: Care was
taken not to move the film between exposures.)
Following EBIC measurement, the six transistors were mounted in
epoxy, microsectioned, and etched. The nominal angle selected
for microsection was 15 degrees. This provided an approximate
4:1 magnification of the diffusion depths. The polished sections
were etched for 10 to 15 seconds with a sirtl etch. The diffusion
depths were measured at X1000 magnification using a calibrated
reticle. The mounted transistors were then sectioned at a right
angle to this original section. The original angle of section
was then measured microscopically. The data for the measurements
are contained in Table 17. These data show significant errors
between the microsection and EBIC measurements for the emitter
diffusions. The error appears to be in the EBIC measurement.
This indicates that the initial assumption of isotropic diffusion
profiles was incorrect.
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Figure 57. SE Micrograph with Superimposed EBIC Line Soon
(The EBIC line has X axis coincidence with the
cursor line,current from base with emitter and
collector at ground.
Maa x 2000. )
D = IS kV, 1 = 1 * 2CT l oA fD D
figure 58. SE/EBIC Line Micrograph of 2N2905, S/N S Emitter
Diffusion Depth. (Current from base with emit-
ter and collector at ground. E = 15 kV,
x 10~^At Mag x 10,000.)B
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Figure 59. SE/EBIC Line Micrograph of 2NZ720, S/N E Emitter
Diffusion Depth. (Current from base with emitter
and collector at ground.
Mag x 103 000.)
EB = is kv, JD * 1 x 10~l°AfB
Figure 60. SE/EBIC Line Micrograph of 2N3720 S/N F Base Dif-
fusion Depth. (Current from base with emitter and
collector at ground. En = 15 kV, JD = 1 x 10~lQAf
Mag x 6000.)
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The measurement technique appears to be a valid approach to
diffusion depth measurement; however, for this to become a reality,
the diffusion variables must be defined. The diffusion variables
must then be evaluated to determine if they can be practically re-
lated to this application.
5. Metalization Integrity Evaluation at Oxide Steps
The need for this application arose from the limitations experi-
enced with the existing inspection method. The SE image provides
a high resolution visual display of the physical surface. The
acceptability of metalization coverage at oxide steps can be
qualitatively judged using this method. It has proved to be a
valuable method for screening lot-related defects and eliminating
metalization failure at oxide steps. The limitation of this method
is in the marginal or questionable area of acceptability. In this
area it many times is difficult, if not impossible, to make a
judgement based on the surface appearance. For some cases a con-
servative position is to judge the lot unacceptable. In other
cases the lot may be judged acceptable. The point is the decision
can have serious and expensive consequences if the decision is in-
correct. Program delays can occur if good parts are rejected and
system failures can result from accepting bad parts. From this
experience it was obvious that the ability to further evaluate the
metalization integrity would be invaluable. In addition to this
application the ability to measure variations in film thickness
would be valuable in other applications.
The principal for this measurement is based on the electron range
for a given acceleration voltage in a material of known density.
As an electron beam is moved from point to point on a film having
variations in its thickness, the quantity of electrons capable of
penetrating the film will vary inversely with the film thickness.
Measurement of the penetration electron quantities, in conjunction
with beam energy and current, should be related to film thickness.
Literature related to electron range and energy dissipation in
solids was reviewed. The electron range equations were studied
and electron ranges were calculated for typical semiconductor
film thicknesses. Experimental measurements with different accel-
eration voltages were made using test transistors and these data
were evaluated for possible correlation to film thickness. This
was unsuccessful. A discussion of this evaluation showed that
the effects of junction diffusion length on the EBIC level had
not been considered. (Ref. 8). Junction diffusion length is
a variable that has to be determined for each device before film
thickness measurement. This was considered to be impractical.
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A review of the literature identified two previous studies that
described film thickness measurement techniques. One of the
studies described an approach to measuring films on semiconductors
(Ref 7). The study shows that film thicknesses could be approxi-
mated through the relation of recombination current gain and accel-
eration voltage. This gain was the ratio of recombination current
to beam current. An intercept voltage was extrapolated from a plot
of gain versus acceleration voltage. The intercept voltage is rep-
resentative of the acceleration voltage where the gain approaches
zero. The intercept voltage is then used to derive an electron
range using a range equation. The film thickness is derived from
the electron range.
Sample measurements were made for test transitors using this approach
Evaluation of these data showed reasonable correlation to estimated
oxide and aluminum film thicknesses. A test program was developed
to better define the approach and evaluate the measurement repeat-
ability and accuracy. Transistors were primarily used in this test
program to eliminate the possibility of inter-circuit effects of
ICs on measurement accuracy. The transistor SiC>2 and A£ film thick-
nesses were measured by stylus profilometry. The stylus tip radius
was 0.25 cm and the stylus force was approximately 15 milligrams.
Recombination current gains were measured at specific points on
the S102 and AH film for different acceleration voltages. The
beam current was maintained at a value near 1 x 10~10A and was
measured for each test measurement point. The gain versus accelera-
tion voltage data were evaluated by least squares linear regression
to determine the intercept voltage. The electron range was calcu-
lated using the intercept voltage and range equations in Figures 61
and 62. To obtain the average electron range the calculated elec-
tron range was multiplied by 0.5. The average electron range
should be more representative of the measured film thickness. The
profilometry data were compared to the calculated electron range
data and the average electron range data. The percent of deviation
was calculated for the profilometry thickness to electron range
data. EBIC measurements were repeated to evaluate the repeatability.
These data are contained in Table 18. The acceleration voltage
measurement points were varied in quantity and voltage range to
evaluate the sensitivity of the measurement to these factors.
A review of the measurement data revealed some interesting points.
The measurement of six points over a 5 kV range gave good results.
The least squares error fit for the six data points typically were
0.999. The acceleration voltage range used should provide a recom-
bination current gain of greater than 500 if possible. Below this
gain level the gain versus acceleration voltage becomes nonlinear.
This point can be better appreciated from a plot of gain versus
acceleration voltage. See Figure 63. A plot of the data can be
an aid for locating data errors. A poor least squares fit may be
due to a data point error. Current measurements were made using
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both an external current meter and the SEM current meter. The
results were the same. The deviation percentages were statisti
cally evaluated for the four calculated range groups (Kanaya &
Okayama and Everhart & Hof f range equations) . The results were
as follows for 49 data points.
o
K&O* 130 40
K&0/2 15 20
E&H** 48 23
E&H/2 -26 11.5
*See Figure 61.
**See Figure 62.
The K&0/2 range shows the best statistical accuracy. The percent
error spread for K&0/2 and E&H/2 were 62 to -26% and +0.7 to -50%
respectively. Thickness measurements were made on an integrated
current. The first circuit was a 54L95 4-bit shift register. The
EBIC gain versus acceleration voltage relation exhibited a nearly
constant gain value. This was suspected to be due to Au doping
but it was not confirmed. This could be a limiting factor for
EBIC applications.
A second circuit selected was a 54L04 hex inverter. A surface
profile measurement was made of the die surface. This die has a
Au metallization system and is glass passivated. EBIC thickness
measurements were taken at 11 locations on the die. The profile
thickness to EBIC thickness comparison errors were not calculated.
This would require a detailed analysis of the oxide layer thick-
nesses and conductor material composition and thicknesses. The
conductor metallization contains layers of different metals/
densities that would require a rigorous analysis to identify its
effective density. The multiple metal systems could present com-
plex problems to EBIC thickness measurement. The EBIC measure-
ments for this device was found to be feasible and there were
no internal circuit affects noted. The evaluation of other cir-
cuit types has shown EBIC measurement to be feasible; however,
further study is needed to better understand the interferances
of semiconductor processes and adjacent circuit current paths.
The reason for modifying the calculated electron range is to
normalize the range from a maximum or practical range to an average
range. The range equations derive the practical or maximum ranges.
Only a minority of the primary electrons reach this depth; there-
fore, the electron range was normalized to approximate the average
range for a primary electron. The factor of 0.5 was a first order
approximation based on a spherical energy dissipation volume. The
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relative energy dissipation versus depth has been derived by
Everhart and Hoff (Ref 5). The integral
A(Y) = /0.60 + 6.21Y - 12.40Y2 + 5.69Y3
was evaluated to determine the energy dissipation 50% point (Ref 8),
The evaluation showed that the 50% energy dissipation point occurs
at 40% of the calculated electron range. This indicates that, for
normalizing the calculated electron range to estimated film thick-
ness, the correction factor, 0.4, is a better approximation.
The measurement procedure is not complicated and the time required
to perform measurements on the SEM are reasonable. Measurements
for four locations on a device at six acceleration voltages require
approximately one hour. Before starting the measurement procedure
it is important to verify the accuracy and linearity of the instru-
ments used in measuring the acceleration voltage and beam current.
These instruments are the key indicators for determining the film
thickness. The instruments used in this study were within ±5% of
reading. An acceleration voltage is selected based on the surface
film materials and approximate thicknesses. (Note: If approximate
thicknesses are not available the acceleration voltage can be se-
lected on the basis of recombination current gain.) The beam
current is set to a desired level, i.e., 1 x lO'^ A, using a
Faraday Cup and current meter. (Note: No further adjustments
should be made to the electron column that would effect the beam
current setting.) The area to be measured is selected on the
sample and the image focus is optimized. (Note: No further focus
adjustments should be made as it will effect the beam current level.
The beam incidence should be approximately perpendicular to the
specimen surface.) To help in returning to the same measurement
point or points on the specimen, "bench marks" were identified on
the visual display CRT face with a china marker. During this
study measurements were evaluated using a reduced raster scan at
high magnification and a point beam. A reduced raster scan can
help to average an irregular surface. On an aluminum film, it
is important to return to the same point for each measurement.
If the beam location is changed between two adjacent grains that
have different thicknesses, this would result in deviations
equivalent to these thicknesses. For this study the beam loca-
tions were made at X6000 to X10000 magnification. Once the beam
is located the EBIC level is recorded with its acceleration
voltage. When the selected points have been measured the beam
is returned to the Faraday Cup and the beam current is measured
and recorded. The beam current level must remain stable during
this measurement period. The next acceleration voltage is set
and this beam current is set using the Faraday Cup. The pro-
cedure is continued until all measurements are made for each
voltage.
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The EBIC gains are calculated (I /I ) . Using the calculated
b D
gains and acceleration voltages an acceleration voltage intercept
is calculated using the least squares curve fit. This can be
performed on most scientific calculators. The expression is
y y v
I X.Y. - L Vi
. i i
n
a =
n
where a is the intercept (Y = ax + b).
It is also helpful to evaluate the "goodness of fit". The expres-
sion is
z
 V
n n
where 0 _£ r2 <_ 1 and r2 = 1 indicates a perfect fit. The "goodness
of fit" typically ranged from 0,99 to 0.999 for this study.
The acceleration voltage intercepts are evaluated using one of the
range equations (Figure 61 and 62) and the respective film constants,
The calculated electron range is normalized using the correction
factor to obtain an estimated film thickness.
A measurement accuracy was not established for this application.
This is an area for future study. Until an accuracy can be identi-
fied the measured thicknesses should be considered as approximations,
The principles of this application can be described better using
qualitative EBIC images. Examples selected were a DTL circuit,
a FET, and a 54L04 circuit.
The 930 DTL circuit provides an example of metal coverage at a re-
sistor contact window. Figure 64 shows a SE micrograph of this
window area. Figure 65 shows an EBIC micrograph of the same area.
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Figure 64. SE Micrograph of Resistor Contact Window on a
DTL 930 Circuit. (Mag x 5400.)
Figure 65. EBIC Micrograph of Same Area Shown in Figure
64. (Current from Pin 14 with Pin 7 at ground.
E = 20 kV, I~ 1 x 1Q-IQA, Mag x 5400.)
POOR
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Figure 66 shows a Y modulation EBIC micrograph of this area.
Note the "knife edge" along the oxide step. Film thickness
measured along the step indicated a film thickness decrease of
approximately 25%. This does not necessarily imply the metal
thickness has only decreased 25% because Si02 may be present
under the step area. Si02 has a density very similar to aluminum;
therefore, great care must be exercised in taking these measure-
ments .
A 2N5196 junction FET provides a second example of metalization
coverage at an oxide step. Figure 67 shows a SE micrograph of
this step. Figure 68 is an EBIC micrograph of this area and
Figure 69 is a Y modulation EBIC micrograph. The "knife edge"
can be seen in this micrograph also. Figure 70 shows an EBIC
line scan superimposed on the SE image. Figure 71 is a SE micro-
graph of the step area at X10.000.
A 54L04 circuit provides the third example. This is a glass passi-
vated die with Au metallization. Higher acceleration voltages are
required for electron penetration of the Au metalization. Figure
72 is a SE image showing one of the transistors. Figure 73 is an
EBIC line scan superimposed on a SE image. The line scan does
not show a deflection at the base/collector junction. Figure 74
shows this is due to the EBIC signal only being measured from the
emitter diffusion. This application is also limited by the accesi-
bility to diffused regions.
This application can also be used to quantitatively determine the
degree of oxide defect involvement. Measurement is possible for
areas beneath metalization except for high density metals such as
Au where the oxide-to-metal ratio of energy dissipation is very
low. Some of the measurement error (profilometry to EBIC) was due
to variations in film thicknesses between the profilometer and EBIC
measurement sites. The data from this study show that the nor-
malized E&H thickness measurement will provide a conservative
estimate of film thickness. The measurement accuracy should
realize an improvement with further study.
The principles of EBIC generation and methods for application were
presented. The application methods for oxide and junction defect
identification and metal integrity evaluation are described. The
development of applications for locating surface leakage and dif-
fusion depth measurement was unsuccessful.
The EBIC resolution and sensitivity are impressive and provide a
capability for these areas of application that is unprecedented.
The improvements in detection and evaluation will result in
greater semiconductor reliability.
IV-58
Figure 66. Y Modulation EBIC Micrograph of Same Area Shown
in Figure 64. (Current from Pin 14 with Pin 7 at
ground. £g = 20 kV, I = 1 x 10~10A1 Mag x 5400.)
Figure 67. SE Micrograph of Drain Metalization
2N5196 FET. (Mag x 1000.)
Contact on a
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Figure 68. EBIC Micrograph of 2N5196 FET. (Current from drain
20 kV,with gate at ground and source open. E1 =
I ~ 1 x 10~l^A, Mag x 1000.)
Figure 69. Y Modulation EBIC Micrograph of Same Area and
Conditions as Shown in Figure 68. (The oxide
step is located by arrow. Mag x 1000.)
IV-60
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Figure 70. EBIC Line Soon Superimposed on SE Image. (This
provides better correlation for the line scan,
Mag x 2400.)
Figure 71. SE Micrograph of Metal Coverage at this Oxide
Step. (Mag x 10,000.)
..RIGINAL PAGE IS
OF POOR QUALITY
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Figure 72. SE Micrograph of a Transistor in a 54L04 Circuit.
(This circuit is glass passivated. Mag x 1600.)
Figure 73. EBIC line scan Superimposed on SE Image. (This
shows the relative EBIC current variations for
the Au metallization. Current from Pin 11 with
Pin 4 at ground. £R = 32 kV> IR = 1 x 10~l°Af
Mag x 3600.}
JS B
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Figure 74. EBIC Micrograph of Emitter Diffusion. (This
shows why only one oxide step transition aan
be seen in Figure 73. The other is located
over the base region where EBIC is not being
measured. Mag x 3600.)
is
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All EBIC applications described, except for metalization integrity,
requires as a minimum, a SEM equipped with a specimen current ampli-
fier capable of imaging a range of 10~7 to 10~ A. The application
of metalization integrity requires only a current measurement capa-
bility. The addition of Y deflection modulation and line scan pro-
vide an improved image display capability. Small image contrast
variations are more difficult to resolve visually on an intensity-
modulated display. These subtle contrast variations can be enhanced
for easy detection using Y modulation and line scan display modes.
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V. VOLTAGE CONTRAST APPLICATION TECHNIQUES
Voltage contrast has been widely used in the study and isolation
of failures in semiconductors. Voltage potentials on a semicon-
ductor surface produce variations in the detected secondary elec-
tron signal. This results in a displayed image containing contrast
variations that are representative of voltage levels present on the
test specimen. The contrast level-to-test specimen voltage poten-
tial relation is nonlinear without special SEM modification. There-
fore voltage contrast applications provide quantitative data. The
resolution for voltage contrast can approach 0.25 V but this is
very dependent on the test specimen surface, immediate area of the
specimen, and the electron beam parameters.
A positive potential on a specimen surface will attract and capture
the majority of secondary electrons having an equivalent energy of
up to the applied potential. For example, if 10 V were applied to
the specimen surface, secondary electrons having 10 eV or less energy
would probably be captured in the immediate area of emission. For
a negative potential on a specimen surface, the secondary electron
emission level is enhanced. Electrons that could not escape on a
zero-V surface are assisted by the presence of a negative potential.
The effect on the SE image is that a positive potential causes a
decrease in image brightness and a negative potential causes an in-
crease in brightness. The energy range for secondary electrons is,
by definition, 0 to 50 eV. Therefore relatively low potentials can
greatly influence the number of detected secondary electrons. This
is an important point to remember for all SE image applications.
The interconnection of external voltages to the test specimen was
discussed earlier. A part of the interconnection circuitry is the
prevention of charge accumulation. If nonconductive surfaces are
not minimized in the area of the test specimen, charges are likely
to build up and severely influence the SE signal. These surfaces
will charge more rapidly if the electron beam is allowed to strike
these surfaces. Voltage contrast can be completely lost by surface
charge accumulation.
A. DIFFUSION DEPTH MEASUREMENT
The measurement of diffusion depth from the surface was investigated
using voltage contrast. For this application the junction would be
located by the contrast transistion boundary. The approach used
here has the same fault as experienced for EBIC, i.e., unequal
vertical-to-horizontal diffusion distances. The measurement
using voltage contrast exhibited two additional problems. The
applied voltage effect on the junction depletion region must be
factored into the measurement. This further complicates the
measurement. Also the contrast transition boundary was found to
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be very difficult to locate at magnifications above X5000. To
delineate the P-N junction by voltage contrast, the electrons
must penetrate the surface passivation layer. Based on these
findings, measurement by EBIC would appear to be the better method
for further development.
B. SURFACE LEAKAGE
This investigation was conducted in conjunction with the EBIC in-
vestigation of surface leakage. The dissipation of a trapped
charge on a semiconductor surface due to electron bombardment would
also apply for voltage contrast. Therefore the application of
voltage contrast for locating surface inversion does not appear to
be feasible.
The location of surface leakage paths that result from conductive
residue or thin conductive films would be possible. The applica-
tion of a voltage across the leakage path would produce a variation
in contrast. Secondary emission depths are typically 100 A from
the surface. Therefore it would seem possible that contamination
films in the area of 500 A or less may be located. Test specimens
exhibiting surface leakage due to contamination were not available
for this study. This application requires further study to deter-
mine the detection parameters.
.C. FUNCTIONAL CIRCUIT TESTING
This application of voltage contrast is very familiar to SEM opera-
tors and in particular to failure analysts. Functional circuit
examination has been widely utilized as a visual troubleshooting
tool in failure isolation. This investigation will primarily ad-
dress applications related to circuit failure isolation. The prin-
cipal goals for failure isolation are to minimize the risk of
damage to the circuit and to develop methods that can be routinely
utilized.
Some of the questions addressed are:
-What voltage contrast display modes are available and what are
some of the advantages and disadvantages?
-How can electrical degradation of the test sample be avoided?
-How can the electron beam influence circuit operation?
-Do glass passivation layers have to be removed for functional
circuit observation?
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Many of the answers to these questions are directly related to
the factors of electron range and energy dissipation in the semi-
conductor surface.
Three voltage contrast display modes will be described. They are
image contrast modulation by low frequency, beat frequency and
stroboscopic excitation. Low frequency contrast modulation uti-
lizes pulse excitation frequencies of less than 1000 Hz. A cir-
cuit excitation frequency is selected to provide the desired reso-
lution of circuit function. Different excitation frequencies can
be applied to circuit inputs to obtain visual separation of the
circuits. The frequency depends on circuit complexity, magnifi-
cation, and frame period. A functional circuit image can be
viewed at slow scan and TV scan rates and recorded on film.
The beat frequency-generated image utilizes excitation frequencies
that are multiples of the frame or line scan frequencies. The
stability of the excitation frequency is critical and therefore
should be synchronized with the SEM sweep generator. The excita-
tion frequency must be adjusted whenever the sweep rates are
changed. The use of different frequencies is complicated by
harmonic mixing in the test circuit. A functional circuit image
can be viewed at slow scan and TV scan rates and recorded on film.
Beat frequency synchronization requires increased setup time.
Stroboscopic voltage contrast requires excitation and electron beam
synchronization and control circuits. As its name implies, a "stop
action" image is displayed with the circuit actually operating at
high frequency rates. Stroboscopic imaging provides the ability to
view the circuit operation at its normal operating frequency. Digi-
tal circuit switching transistions can be observed incrementally by
controlling the phase relation between the electron beam and circuit
excitation frequency. The principle of SEM stroboscopy is that the
electron beam is pulse-modulated in synchronization with a specific
test circuit event. In effect the circuit voltage contrast signal
is being continually sampled at a specific logic state or segment
thereof. The electron beam is turned off or blanked by deflecting
it off axis. Beam blanking response times are typically 500 ns or
less. As stroboscopy is a sampling technique, circuits have been
observed while operating at frequencies above 10 GHz. As the
sampling period is decreased, the SE signal and signal-to-noise
ratios also decrease. Stroboscopic SEM imaging is a dynamic
imaging mode and therefore can only be viewed using TV scan rates
and recorded by video tape recording. The SEM also must be equipped
with electron beam blanking. Being a sampling technique, strobo-
scopic imaging is comparable to that of dc voltage contrast. There-
fore voltage contrast imaging of devices having glass passivation
is not practical. This is also due, in part to the decreased SE
signal-to-noise ratios.
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To stay with the original goals of developing applications that
require a minimum of additional SEM modifications and that mini-
mize the requirements for specimen preparation and risk of damage
to the test specimen, these voltage contrast applications will
basically apply to low frequency and beat frequency imaging. The
procedures for these imaging modes are generally uncomplicated,
are flexible to handle most circuits, can be applied routinely,
and circuit operation can be photographically documented.
As demonstrated during electron beam irradiation damage, the elec-
trical degradation can practically be eliminated by reducing the
acceleration voltage. By decreasing the acceleration voltage,
the electron energies are reduced, the electron range is reduced,
and the electron energy is dissipated near the oxide surface and
removed from the very sensitive Si/Si02 interface. The lower
acceleration voltages also produce better voltage contrast. The
recommended procedure is to initially start at an acceleration
voltage of 1 to 2 kV and progress up to obtain the optimum vol-
tage contrast.
Circuit operation can be influenced by the electron beam when
the acceleration voltage is sufficient for electron penetration
of the oxide. As stated earlier, EBIC gains of 103 to 104 can be
realized. For I = 1 x 10 10A, currents on the order of 100 pA
B
can be generated. There are many times where beam currents are
much higher and therefore the EBIC would be higher. These levels
can produce changes in electrical circuit operation during exami-
nation.
Glass passivation layers do not have to be removed to obtain voltage
contrast images with ac signal excitation. The voltage contrast
for dc levels is lost after a few seconds due to surface charge
accumulation on the glass. The examination of failed circuits
without requiring the removal of glass passivation reduces the
risk of damaging the circuit and the possibility for losing the
failure. Also the rate of charge accumulation on the glass de-
pends on the electron beam current. If glass passivation charging
is a problem it may be alleviated by reducing the beam current.
Input signals can be different frequencies or can be coded by
changing bit patterns. Figure 75 shows a glass passivated CMOS
CD 4001 cirr 'it. Different frequencies were applied to the two
inputs to provide visual separation of the related circuitry.
The frame scan is made from die corner to corner to provide a 45°
intercept to the die metalization conductors. Figure 76 is a non-
glassed TTL 5473 dual J-K flip-flop circuit. Different frequencies
were applied to the J-K inputs and the clock input. The use of low
V-4
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Figure 75. SE V/C Micrograph of CD 4001 Circuit. (The frame
period was 30 seconds with Pin 1 input ~ 10 Hz
and Pin 2-5.5 Hz. E~ 3. 0 kV, Mag x 100.)
Figure 76. SE V/C Micrograph of 5473 Circuit. (The frame
period was 30 seconds with J & K Inputs ~ 10 Hz
and CLK ~ 5 Hz. _
D
= 5 kV} Mag x 60.)
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acceleration voltages also improves voltage contrast on Au metal-
ized circuits. Figure 77 is a part of this same circuit showing
the voltage contrast patterns. This micrograph looks very "busy"
but circuit operation is easily traced using this recording method.
Figure 78 shows a micrograph of an IM 5523, 256 x 1 bit ram. A
circuit of this complexity is difficult to trace at this magnifi-
cation. There are two methods for increasing the "visibility" for
complex circuits. One is to print a photograph enlargement from a
film negative to increase the circuit details. The other method
is to make a micrograph(s) of the specific area of failure. This
is the more difficult of the two for circuit tracing due to image
discontinuities (Figure 79).
The combination of voltage contrast and EBIC provides a powerful
tool for failure analysis. A 54L04 TTL Hex Inverter is used as an
example. This has a glass passivated die with Au metalization.
The inputs for three inverters were subjected to a simulated
electrostatic discharge. Figure 80 shows all six inverters are
functional at the nominal V of 5 V. Electrostatic discharge
stress has historically resulted in failure to function at low
temperature. Many high and low temperature functional anomalies
can be disclosed by increasing and decreasing circuit supply
voltages. The V level was decreased to 4 V and circuit 1 (pins
2 & 3) failed to function (Figure 81). The V level was further
cc
reduced to 2.5 V and all three of the stressed inverters failed to
function (Figure 82). The isolation of the failure site was made
for circuit 1. Figure 83 shows the normal operation of circuit 1
at V = 5 V. Figure 84 shows the failed state at V = 4 V.
cc cc
Figures 85 and 86 are EBIC images of the failure site in the base/
emitter junction of the phase splitter transistor. This damage
resulted in decreased beta for the phase splitter transistor. This
is one example demonstrating the use of SEM applications for fail-
ure isolation and defect location without the need for glass passi-
vation removal or mechanical probing of the die surface. The
damage sites for the remaining circuits were also located using
these same techniques. These defect sites could not be detected
by light microscopy examination.
These application techniques are being used routinely for failure
isolation and defect location for all circuit types. This has
resulted in eliminating many analytical errors that are incurred
during isolation by the previous conventional techniques. It has
also reduced the average time for circuit failure analysis. Iso-
lation time can be reduced to up to 90% of the previously required
time.
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Figure 77. SE V/C Micrograph of 5473 Circuit Showing a
Part of Circuit in Figure 76. (E-. = 5 kV,
Mag x 150.) B
JAI1
Figure 78.
IS
SE V/C Micrograph of an IM 5522 256 x 1 Bit
RAM. (A 50 Hz input was applied to two
address lines. En = 3 kV, Mag x 33.)
D
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Figure 79. SE V/C Micrograph of Circuit in Figure 80.
All address input lines were exercised.
E = 3 kVs Mag x 100.)
Figure 80. SE V/C Micrograph of 54L04 T/L Hex In-
verter. (All six inverters were functioning
with V__ = 5 V. En = 2 kV, Mag x 60.)cc DD
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Figure 81. SE V/C Micrograph with V = 4 V. (Inverter
1 has stopped functioning. E = 2 kV, Mag
x 60.)
Figure 82. SE V/C Micrograph with V = 2.5 V.
(Inverters 1, 2 & 5 havea%topped function-
ing. E = 2 kV} Mag x 60. )
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Figure 83. SE V/C Micrograph of Circuit 2 with V =57.
GG
(Normal circuit function. ER = 2 kVs Mag
x ISO.)
Figure 84. SE V/C Micrograph of Circuit 1 with V = 4 V.
OG
(Circuit output is not functioning. Efi - 2 kVt
Mag x ISO.)
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Figure 85. EBIC Micrograph of Circuit 1 Showing Damage
in Base/Emitter Junction of Phase Splitter
Transistor. (Current from Pin 4 with Pin 11 at
ground. = 15 kVf IB ~ 1 x Mag x 500.)
Figure 86. EBIC Micrograph of Same Transistor in Figure 85
at Increase Magnification. (Mag x 1600.)
PAGE IS
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VI. APPLICATION TO WAFERS
In consideration of EBIC and V/C applications to semiconductor
wafers, it is first necessary to evaluate electron beam degra-
dation. At this time it would appear to be feasible to anneal
irradiation damage to the surface. The temperature required for
annealing would appear to be compatible with wafers. The question
still remains regarding residual damage and the effects on opera-
tional life. Changes also have been reported in etch rates for
surfaces exposed to an electron beam. This could complicate
further processing of the wafer following electron beam exposure.
Contamination deposited during electron beam exposure is another
area that needs further study. A question that remains is: Can
contamination be successfully removed following SEM examination?
Irradiation damage and surface contamination present primary road-
blocks at this time.
The application of EBIC and V/C operating modes would appear to be
feasible at this time. They would require instrument modification
for wafer probing, wafer position incrementing, and reject die
identification. Inspection criteria identifying procedure, tol-
erances, applications, and documentation requirements must be de-
veloped. The wafer probe must provide the capability for X-Y P°~
sitioning of the die during examination. Die examinations require
magnifications in the range of 500 to 1000X for reasonable defect .
recognition. Detection could be improved through electronic en-
hancement of the displayed image. At this time the feasibility of
wafer examination appears to be better than packaged and unsealed
circuits. For the present time, sample inspection of devices, in
particular devices that have exhibited surface problems, could lead
to early detection and possible identification of the source of
the problem.
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VII. SUMMARY
Qualitative and quantitative SEM application methods and guidelines
have been described. They provide a valuable and unique capability
for semiconductor surface defect analysis. It is intended that these
application descriptions will provide an improved understanding and
appreciation for these SEM operating modes and that these examples
may serve to generate new and improved SEM application techniques.
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